## Contract Number NAS7-1152

P- 11#

# Ultra-Dense Magnetoresistive Mass Memory

Fifth Quarter Report

July 15, 1992 through October 15, 1992

October 30, 1992

For

Chief, Procurement Office NASA Resident Office-JPL 4800 Oak Grove Drive Pasadena, Ca 91109 M/S 180-805

Nonvolatile Electronics, Incorporated 12800 Industrial Park Blvd. Plymouth, Minnesota 55441-3928

N93-12520

unclas.


3760 0126616

(NASA-U4-197933) ULINA-DUNGE MAGNETGRESISTIVE MASS MEMORY QUARTERTY REPORT NO. 5, 15 Jul. 15 Oct. 1972 (Nonvolatile Electronics) 114 P



## TABLE OF CONTENTS

<b>SECTION</b>			<u>PAGE</u>			
1	OVER	RVIEW	1-1			
-	_	Introduction	1-2			
		Expenditures	1-2			
		Fifth Quarter Accomplishments	1-2			
	1.4		1-3			
	1.5	Overview of the Following Sections	1-4			
2	WAF	ER CONTROL SYSTEM DESIGN	2-1			
	2.1	Introduction	2-2			
	2.2	Stand Alone Reliability 16K Macroce Tester	ell 2-2			
	2.3	Software Operation of the 16K Macrocell tester	2-2			
	2.4	Software Design of the 16K Macroce Tester	11 2-3			
3	WAF	ER BUS DESIGN	3-1			
J	3.1	Introduction	3-2			
4	Test (	Chip	4-1			
•		Introduction	4-2			
		Test Chip Design	4-2			
		Processing	4-8			
		Conclusion	4-8			
5	1-ME	1-MBIT STATUS REPORT 5-1				
_	5.1	Introduction	5-2			
	5.2	Parasitic Equivalent of Unused Sense	e 5-3			
		Lines in the 1 Megabit array				
	5.3	MRAM Bit Specifications	5-11			
	5.4	System Timing	5-12			
	5.5	1 Megabit Chip Architecture	5-13			
	5.5.1	2K Memory Segment	5-13			
	5.6	Conclusion	5-16			
	5.7	Appendix	5-16			



# **SECTION 1**

# **OVERVIEW**

#### 1.1 Introduction

This report details the progress and accomplishments of Nonvolatile Electronics, Inc., on the design of the wafer scale MRAM mass memory system during the fifth quarter of the project. NVE has made significant progress this quarter on the one megabit design in several different areas. A test chip, which will verify a working GMR bit with the dimensions required by the 1 Meg chip, has been designed, laid out, and is currently being processed in the NVE labs. This test chip will allow electrical specifications, tolerances, and processing issues to be finalized before construction of the actual chip thus providing a greater assurance of success of the final 1 Meg design. A model has been developed to accurately simulate the parasitic effects of unselected sense lines. This model gives NVE the ability to perform accurate simulations of the array electronics and test different design concepts. Much of the circuit design for the 1 Meg chip has been completed and simulated and these designs are included in this report. Progress has been made in the Wafer Scale design area to verify the reliable operation of the 16K macrocell. This is currently being accomplished with the design and construction of two stand alone test systems which will perform life tests and gather data on reliability and wearout mechanisms for analysis.

### 1.2 Expenditures

During the fifth quarter portion of this program, June 29, 1992 through September 27, 1992, NVE spent \$77,489. Cumulative expenditures since the start of the program total \$282,539 through September 27, 1992.

## 1.3 Fifth Quarter Accomplishments

This program's fifth quarter led to important progress in all areas of the ultradense mass memory design. What follows is a synopsis of this quarter's accomplishments:

1. Wafer Controller - The wafer controller design is essentially done on paper and is on hold until the 16K macrocell is finalized by Honeywell. This was expected to be accomplished last quarter but was again delayed

due to manufacturing problems. It is hoped that these problems will be resolved next quarter and construction of the controller can commence.

Support efforts for the 16K macrocell continued to see excellent progress in the reliability and test area. Two stand alone test systems were designed and constructed which will allow long term cycling of the chip without operator attention. They will be used to gather data on reliability and wearout mechanisms. The test systems operate continuously and are immune to power failures. Results of the life tests will be reported in future quarterly reports

- 2. Wafer Bus Design The wafer bus design has been finalized in concert with the design improvements to NVE's 16K MRAM chip. NVE expects to have the masks for the wafer bus made as soon as wafers with the improved 16K part become available from Honeywell SSEC.
- 3. Test Chip It was decided that a test chip incorporating the MRAM bit to be used by the 1 Meg design would be desirable in order to insure success of the project. Having a working GMR bit with the dimensions required by the 1 Meg would allow electrical specifications and tolerances to be finalized with confidence. Also any processing issues affecting the layout of the design would become apparent and could be addressed. The test chip has been designed and laid out and is currently being processed in the NVE lab.
- 4. One Megabit Macrocell Design Excellent progress was made this quarter in the design of the 1 Meg chip. The core of the chip consisting of the MR Bits, sense lines, decoders, drivers, etc. has been designed and laid out. Simulations have been implemented on these circuits and a model of the unused sense line parasitics has been constructed. These efforts are necessary to have a good working chip the first time though wafer processing. Decision were made to finalize design rules, the MRAM bit specifications, timing specifications, and chip architecture.

## 1.4 Goals for Next Quarter

NVE has established the following goals for the end of the sixth quarter of this project:

- 1.) Acquire a wafer of the improved 16K MRAM chips from Honeywell SSEC, have the wafer bus masks manufactured, and be prepared to do the bus line deposition on this wafer by the start of the seventh quarter of the program.
- 2.) Finalize the circuit design of the 1 Meg MRAM macrocell, design the remaining support circuits, simulate, and begin final layout modifications. Conduct design reviews on final circuits and layout.
- 3.) Design the mechanical layout of the Wafer Scale controller and layout the circuit boards
- 4.) Complete the fabrication of the test chip, test, and verify advanced circuit concepts.

By the end of the sixth quarter, NVE will be nearly finished with the actual design and layout of the one megabit macrocell.

#### 1.5 Overview of the Following Sections

This report is organized into the following four sections: Wafer Control System Design, Wafer Bus Design, Test Chip, and One Megabit Status. The first two sections deal with progress NVE has made on the prototype wafer scale mass memory, or demonstration vehicle. The Wafer Control System Design section details the progress made on the top level system architecture and the Wafer Bus Design section discusses the progress on the busing scheme that NVE will employ to carry power and signals across the wafer

The Test Chip section discusses a test vehicle used to evaluate a wide variety of bit configurations in order to fully characterize an MRAM bit manufactured with GMR materials..

The last section of this report, One Megabit Status, shows the progress NVE has made on the design of a larger macrocell which would be used on the wafer scale finished product. It is interesting to note that one of these larger macrocells would be equivalent to the entire wafer NVE is developing for the demonstration vehicle, and that the finished product, using these larger macrocells and a six inch wafer, would result in approximately 256 megabits of memory on a single wafer.

## **SECTION 2**

# WAFER CONTROL SYSTEM DESIGN

#### 2.1 Introduction

A control system for the 16K macrocell MRAM wafer scale memory array has been designed with many important features required for the successful operation of this array and other larger MRAM arrays. This system has been designed to allow the wafer scale memory array to be connected directly to the IBM PC ISA (Industry Standard Architecture) bus with the capability of operating at main memory speeds. Many applications currently exist in the memory card and hard disk replacement market for a device such as this. Construction of the hardware will begin during this quarter provided that there are good working 16K parts from Honeywell.

Two stand alone test systems have been designed and built to test the long term reliability of the 16K macrocells. These test systems will also be used to test the 1Meg cells when they are completed. Since these systems are software controlled, it is a simple matter to modify their operation to test various features and different configurations.


#### 2.2 Stand Alone Reliability 16K Macrocell Tester

The schematic diagram and board layout of the macrocell reliability tester are show in Figures 2-1 and 2-2. The hardware consists of a Dallas Semiconductor DS5000 microprocessor with 32K of battery backed SRAM. This SRAM contains the 16K failure bit map as well as the registers needed to maintain operation in the event of a power failure. Communication with the testers is accomplished via a serial RS232 connection operating at 4800 baud. Operation of the tester can be interrupted by plugging a serial cable into the tester and hitting a carriage return. The status can then be read out and the tester restarted. If power is lost or the tester is unplugged, it will maintain the error bit map and will continue the test when the power is restored.

## 2.3 Software operation of the 16K Macrocell Tester

The Program is a command driven program, accepting commands from the serial port. The serial port is configured to use 4800 baud, 8 bits, no stop bits, no parity.

2 - 2






Figure 2 - 2
MRAM 16K Macrocell Life Test System Assembly Drawing

Upon reset, the program initializes the serial port, then continuously polls it, waiting for a command from the master PC. The command is an ASCII byte. Current commands range from "1" to "F". All command letters must be in uppercase. When a command is received, it is executed, and the software waits for the next command. Some commands expect additional input data bytes, and some respond by transmitting data back to the master PC.

The following is a list of all current commands:

Master Command Returns Description						
1AAAA		Read Bit At Hex Address AAAA; Returns 1 or 0				
2AAAAD Write Bit At AAAA to D; No Return						
3DDDDDDDDDI	DDDDDD	DDDDDD Load Shift Register with Data D				
(HEX)						
4		Activate Shift Register				
5 Deactivate Shift Register						
6NN	EEEE	Do Walking 1-0 Test NN Times (Returns four				
AAAA	AAAA					
		count). If NN = 00, loop until carriage return.				
7AAAA	EEEE	Do Pulse 1-0 Test on AAAA 16,384 Times				
		(Returns four digit number of failures)				
8	AAAA					
9NN	<b>EEEE</b>	Do a Write 1, Read, Write 0, Read on RAM NN				
		Times - Returns number of failing bits				
ANND		Write Address NN with data byte D				
BNN	D	Read Address NN; returns data byte D				
CNND		Write Address NN with data byte D into 5				
		locations to allow error correction.				
DNN	D	Read Address NN with error correction				
E <2048 Bytes>		Program 16K with incoming bit data				
2 120 10 2 / 1201		(Bit 7 - Start) 2048 bytes = 16K bits				
F <2048 Bytes>		Read 16K Contents; Returns 2048 data bytes				
G <40 Bytes>		Read Address 01 to 41 with error correction				

## Ram Memory Usage

R0-R7 used in most routines
Locations 20H TO 32H -- Stores shift register ASCII codes
Locations 4000H TO 7FFFH -- Used in RAM testing for a bad bit map.
The program requires 32K of RAM to operate.
Flag Area -- 3FF0 TO 3FFF

	• •	Port layout				
P0.0 Pin 39 P0.1 Pin 38 P0.2 Pin 37 P0.3 Pin 36 P0.4 Pin 35 P0.5 Pin 34 P0.6 Pin 33	A0   P1.0 Pin 1 DIN TEST   P2.0 A1   P1.1 Pin 2 Not Used   P2.1 A2   P1.2 Pin 3 DIN   P2.2 A3   P1.3 Pin 4 Jumper 1   P2.3 A4   P1.4 Pin 5 Jumper 2   P2.4 A5   P1.5 Pin 6 Jumper 3   P2.5 A6   P1.6 Pin 7 Jumper 4   P2.6	Pin 21 Pin 22 Pin 23 Pin 24 Pin 25 Pin 26 Pin 27	A8 A9 A10 A11 A12 A13 /WE			
P0.7 Pin 32 P3.0 Pin 10 P3.1 Pin 11	A7   P1.7 Pin 8 Jumper 5   P2.7  TXD  RXD	Pin 28	/CS			
P3.2 Pin 12 P3.3 Pin 13 P3.4 Pin 14 P3.5 Pin 15 P3.6 Pin 16 P3.7 Pin 17	LOW POWER TEST IN DOUT Activity Light Fault/Test Out 1 Test Out 2					

## 2.4 Software Design of the 16K Macrocell Tester

The program for the 16K Macrocell Tester was written in 80C32 assembler language for speed and efficiency. Using modular routines allows ease of reconfiguration. The listing is shown in the following section.

## 2.3.1 Software Listing For MRAM Life Tester

A5 1 P1.5 Pin 6 Jumper 3 1 P2.5

A6 I P1.6 Pin 7 Jumper 4 I P2.6

A7 | P1.7 Pin B Jumper 5 | P2.7

; P0.5

. PO.6

; P0.7

Pin 34

Pin 33

Pin 32

; P3.0 TXD The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 1 Pin 10 ; P3.1 RXD Pin 11 06-18-02 LOW POWER ; P3.2 Pin 12 ; P3.3 Pin 13 TEST IN ; P3.4 Pin 14 DOUT Activity Light Fault/Test Out 1 ; P3.5 Pin 15 :8051 Assembly Test Program for THE NV4016 Chip ; P3.6 Pin 16 August 21 1991 Test Out 2 ; P3.7 Pin 17 Tim Dupuis Updated June 18 1992 RAS ESCAPE CODE 01BH 001B = ESC EQU CARRAGE RETURN DODH 000D = CR FOU DOAH LINE FEED 000A = ᄕ FOU ;Basic Structure: SPACE 020H 0020 = SPACE EQU The Program is a command driven program, accepting commands RO - BANK 1 009H 0000 = R10 FOU from the serial port. The serial port is configured to use R1 - BANK 1 COAH 000A = B11 FOU ;2400 baud, 8 bits, no stop bits, no parity. It is capable ;R2 - BANK 1 COBH of running at 4800 baud, but was purposely slowed down to ease 000B = **B12** FOU :R3 - BANK 1 **00CH** 0000 = **R13** EQU prommunication with the slow Compaq Portable PC. :R4 - BANK 1 00DH 0000 = R14 **EQU** :R5 - BANK 1 ;Upon reset, the program initializes the serial port, then EQU 00EH 000E = R15 00FH :R6 - BANK 1 EQU OOF = **R16** continuously polls it, waiting for a command from the master PC. :R7 - BANK 1 EQU 010H The command is a ASCII byte. Current commands range from "1" to 0010 =R17 FLAG EQU **03FF0H** NONVOLATILE PROGRAM FLAGS ;"F". All command letters must be in uppercase. When a command SEED -EQU 03FF1H **:ERAOR REGISTER** A1\_ERR is received, it is executed, and the software waits for the next 3FF1 = 03FF2H **:ERROR REGISTER** R2 ERR EQU 3FF2 = command. Some commands expect additional input data bytes, and some 03FF3H **:ERROR REGISTER** R3\_ERR EQU respond by transmitting data back to the master PC. 3FF3 = 03FF4H **:ERROR REGISTER** EQU R4 ERR 3FF4 = ;The following is a list of all current commands: ORG 0030 Returns -Mester Command ;Initialization START: Read Bit At Hex Address AAAA; Returns 1 or 0 D :1AAAA PSW,#00H : SET BANK 0 0030 75D000 Write Bit At AAAA to D; No Return 2AAAAD 0033 8500A8 MOV IE.0 **;CLEAR INTERRUPT** Load Shift Register with Data D (HEX) ;COUNTER1,MODE2\_8BITS,AUTO RELOAD 0036 758922 MOV TMOD,#22H **Activate Shift Register** TIMER OVERFLOW REGISTERS USED TO TH1,#0F3H 0039 758DF3 MO\ Deactivate Shift Register :5 ; SET BAUD RATE = 2400 BAUD TH1,TL1 TO TL1,#0F3H 003C 758BF3 EEEE Do Walking 1-0 Test NN Times (Returns :6NN CODE #0E6H four digit hex number of failing bits) ; FOR 4800 SET TH1, TL1 TO CODE #0F3H EEEE Do Pulse 1-0 Test on AAAA 16,384 Times :7AAAA ; SET SMOD BIT=1 TO SET BAUD PATE PCON.#80H 003F 758780 (Returns four digit number of failures) · MODE 1 BAUD LENGTH=10BITS SCON,#50H AAAA Dump Bad Bit Addresses 0042 759850 : START BIT=0 EEEE Do a Write 1, Read, Write 0, Read on RAM NN :9NN Times - Returns number of failing bits The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 3 Write Address NN with data byte D :ANND 06-18-92 Read Address NN; returns data byte D RNN CNND Write Address NN with data byte D into 5 locations to allow error correction. : 8 DATA BITS (LSB FIRST) Read Address NN with error correction :DNN D STOP BIT#1 Program 16K with incoming bit data :E -- <2048 Bytes> RECEIVE SHIFT REGISTER ENABLED (Bit 7 - Start) 2048 bytes = 16K bits TIMER 1 OPERATION ENABLED 0045 758840 MOV TCON,#40H Read 16K Contents; Returns 2048 ;F -- <2048 Bytes> : 4800 BPS SHOULD BE WORKING 0048 7440 MOV A.#40H Read Address 01 to 41 :G - <40 Bytes> 004A F581 MOV SP,A with error correction P1,#0FFH ; Din Test must be high (P1.0) 004C 7590FF MOV PO MOFFH 004F 7580FF MOV P2.#0FFH 0052 75A0FF MOV P3,60D3H ; Test in (P3.3) & Low Power (P3.2) must be low 0055 75B0D3 MOV ; RAM MEMORY USAGE : RO-R7 USED IN MOST ROUTINES MOV R2,#0FFH : TIMEOUT DELAY ; LOCATIONS 20H TO 32H - STORES SHIFT REGISTER ASCII CODE 0058 7AFF LOCATIONS 4000H TO 7FFFH - USED IN RAM TESTING PROGRAMS TO WLOOP: NOP 005A 00 005B 00 NOP DJN7 R2.WLOOP 005C DAFC The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 2 06-18-92 :MAIN LOOP - MONITOR SERIAL PORT FOR A COMMAND BE A BAD BIT MAP. PROGRAM REQUIRES 32K BYTES OF RAM TO OPERATE. Sign on --FLAG AREA - 3FF0 TO 3FFF :GET FLAG BYTE 005E 903FF0 MOV DPTR.#FLAG MOVX A, O DPTR 0061 E0 Port layout ONLY INTERESTED IN POWER FAIL-A,#01H 0062 5401 ANL A0 I P1.0 Pin 1 DIN TEST I P2.0 CONTINUE BIT Pin 21 Pin 39 : P0.0 ;IF SET GO TO WALKING 1-0'S SKIPALL 0064 7002 JNZ A1 | P1.1 Pin 2 Not Used | P2.1 Pin 22 AD Pin 38 · P0.1 0066 0168 AJMP GOON A2 | P1.2 Pin 3 DIN | P2.2 Pin 23 A10 : P0.2 Pin 37 A3 | P1.3 Pin 4 Jumper 1 | P2.3 Pin 24 A11 : P0.3 Pin 36 :MAKE THE LONG JUMP 0068 020807 SKIPALL:LJMP SA62 A4 | P1.4 Pin 5 Jumper 2 | P2.4 Pin 25 A12 Pin 35 : PO.4

006B 120E51

0070 4E 6F 76

006E 0D 0A

SEND THE MESSAGE

SEND\_ST

Novoletile Electronics, Inc 16K MRAM Test,CR,LF

LCALL

CR.LF

DB

DB

Pin 26

Pin 27

Pin 28

A13

WE

/CS

```
0073 6F 6C 61 74 69 6C 65 20 45 6C
                                                                                                                                      06-18-02
 007D 65 63 74 72 6F 6E 69 63 73 2C
                                                                                                02E7 20 37 41
                                                                                                                   DB
                                                                                                                             '7AAAA(Returns EEEE) Pulse 1-0 test at address AAAA 16,384
 0087 20 49 6E 63 20 31 36 4B 20 4D
                                                                                               times.',CR,LF
 0091 52 41 4D 20 54 65 73 74 0D 0A
                                                                                                02EA 41 41 41 28 52 65 74 75 72 6E
 0098 20 20 20
                  DB
                                     Version 06-18-92 Rev A',CR,LF,LF
                                                                                                02F4 73 20 45 45 45 45 29 20 50 75
 009E 20 20 20 20 20 20 20 20 20 56
                                                                                                02FE 6C 73 65 20 31 2D 30 20 74 65
 00A8 $5 72 73 89 8F 6E 20 30 36 2D
                                                                                                0308 73 74 20 61 74 20 61 64 64 72
 0082 31 38 2D 39 32 20 52 65 76 20
                                                                                                0312 65 73 73 20 41 41 41 41 20 31
 00BC 41 0D 0A 0A
                                                                                                031C 36 2C 33 38 34 20 74 69 6D 65
 0000 20 20 20
                   DB
                                         Commands', CR, LF
                                                                                                0326 73 2E 0D 0A
 00C3 20 20 20 20 20 20 20 20 20 20 20
                                                                                                032A 20 20 20
                                                                                                                   DB
                                                                                                                                         Returns number of failures up to 4000 hex.', CR, LF
 00CD 20 20 20 20 20 20 43 6F 6D 6D
                                                                                                032D 20 20 20 20 20 20 20 20 20 20
 00D7 61 6E 64 73 0D 0A
                                                                                                0337 20 20 20 20 20 20 20 20 52 65
 0000 20 20 20
                 DB
                                                                     CRIE
                                                                                                0341 74 75 72 6E 73 20 6E 75 6D 62
 00E0 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D
                                                                                               034B 65 72 20 6F 66 20 66 61 69 6C
 00EA 2D 2D
                                                                                                0355 75 72 65 73 20 75 70 20 74 8F
 00F4 2D 2D
                                                                                               035F 20 34 30 30 30 20 68 65 78 2E
 00FE 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D
                                                                                                0369 00 04
 0108 2D 2D
                                                                                               0368 20 38 20
                                                                                                                             '8 (Returns AAAA) Dump bad bit addresses',CR,LF
                                                                                                                   DB
 0112 2D 2D 2D 2D 2D 2D 0D 0A
                                                                                                036E 28 52 65 74 75 72 6E 73 20 41
011A 20 31 41
                   DB
                             * 1AAAA (Returns D) Read Hex Address AAAA; Returns 1 or
                                                                                               0378 41 41 41 29 20 20 20 20 44 75
O.CR.LF
                                                                                               0382 8D 70 20 82 61 64 20 62 89 74
                                                                                               038C 20 61 64 64 72 65 73 73 65 73
The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 4
                                                                                               0396 0D 0A
                                      08-18-92
                                                                                               0398 20 39 4E
                                                                                                                            ' 9NN (Returns EEEE) Write 1s, Read, Write 0s, read NN
                                                                                                                  DB
011D 41 41 41 20 20 28 52 65 74 75
                                                                                               times'.CR.LF
0127 72 6€ 73 20 44 29 20 20 52 65
                                                                                               0398 4E 20 28 52 65 74 75 72 6E 73
0131 61 64 20 48 65 78 20 41 64 64
                                                                                               03A5 20 45 45 45 45 29 20 20 57 72
0138 72 65 73 73 20 41 41 41 41 38
                                                                                               03AF 69 74 65 20 31 73 2C 20 52 65
0145 20 52 65 74 75 72 6E 73 20 31
                                                                                               0389 61 64 2C 20 57 72 69 74 65 20
014F 20 6F 72 20 30 0D 0A
                                                                                               03C3 30 73 2C 20 72 65 61 64 20 4E
0156 20 32 41
                  DB
                                               Write Hex Address AAAA with data D'.CR.LF
                                                                                               03CD 4E 20 74 69 6D 65 73 0D 0A
0159 41 41 41 44 20 20 20 20 20 20 20
                                                                                               03D6 20 20 20
                                                                                                                                         Returns number of failures up to 4000
0163 20 20 20 20 20 20 20 20 57 72
                                                                                               hex.'.CR.LF.ESC
016D 69 74 65 20 48 65 78 20 41 64
                                                                                               03D9 20 20 20 20 20 20 20 20 20 20
0177 64 72 65 73 73 20 41 41 41 41
                                                                                               03E3 20 20 20 20 20 20 20 20 52 65
0181 20 77 60 74 68 20 64 61 74 61
                                                                                               03ED 74 75 72 6E 73 20 6E 75 6D 62
018B 20 44 0D 0A
                                                                                               03F7 65 72 20 6F 66 20 66 61 69 6C
                             13000000000000000000 Load MRAM Shift Reg. with hex
018F 20 33 44
                   DB
                                                                                               0401 75 72 65 73 20 75 70 20 74 6F
data D' CR I F
                                                                                               040B 20 34 30 30 30 20 68 65 78 2E
0192 44 44 44 44 44 44 44 44 44
                                                                                               0415 0O 0A 1B
0100 44 44 44 44 44 44 44 44 20 40
01A6 6F 61 64 20 4D 52 41 4D 20 53
                                                                                               0418 120CB6
                                                                                                                  LCALL
                                                                                                                            GETCH
                                                                                                                                                PAUSE TO READ SCREEN
01B0 68 69 66 74 20 52 65 67 2F 20
                                                                                               041B 120E51
                                                                                                                  LCALL
                                                                                                                            SEND_ST
                                                                                                                                                 SEND THE MESSAGE
01BA 77 69 74 68 20 68 65 78 20 64
01C4 61 74 61 20 44 0D 0A
                                                                                               041E 20 41 4E
                                                                                                                  DB
                                                                                                                            ' ANNO
                                                                                                                                            Write address NN with data D',CR,LF
01CB 20 34 20
                  DB
                                          Activate shift register CR.LF
                                                                                               0421 4E 44 20 20 20 20 20 20 20 20 20
01CE 20 20 20 20 20 20 20 20 20 20 20
                                                                                               0428 20 20 20 20 20 20 20 20 57 72
01D8 20 20 20 20 20 20 20 20 41 63
                                                                                               0435 69 74 65 20 61 64 64 72 65 73
01E2 74 89 78 61 74 65 20 73 68 69
                                                                                               043F 73 20 4E 4E 20 77 69 74 68 20
01EC 66 74 20 72 65 67 69 73 74 65
                                                                                               0449 64 61 74 81 20 44 0D 0A
01F6 72 0D 0A
                                                                                               0451 20 42 4E
                                                                                                                 DB
                                                                                                                            'BNN (Returns D) Read address NN, return data D',CR,LF
01F9 20 35 20
                  DB
                                                                                               0454 4E 20 28 52 65 74 75 72 6E 73
                                          Deactivate shift register, CR, LF
01FC 20 20 20 20 20 20 20 20 20 20 20
                                                                                               045E 20 44 29 20 20 20 20 20 52 65
0206 20 20 20 20 20 20 20 20 44 65
                                                                                               0468 61 64 20 61 64 64 72 65 73 73
0210 61 63 74 69 76 61 74 65 20 73
                                                                                               0472 20 4E 4E 2C 20 72 65 74 75 72
021A 68 69 66 74 20 72 65 67 69 73
                                                                                               047C 6E 20 64 61 74 61 20 44 0D 0A
0224 74 65 72 0D 0A
                                                                                               0486 20 43 4F
                                                                                                                  DB
                                                                                                                             CNND
                                                                                                                                            Write address NN with data D into 5
0229 20 36 4E
                             *6NN (Returns EEEE) Walking 1-0 test NN times. If NN
                                                                                              locations'.CR.LF
=00.',CR,LF
                                                                                               0489 4E 44 20 20 20 20 20 20 20 20 20
022C 4E 20 28 52 65 74 75 72 6E 73
0236 20 45 45 45 45 29 20 20 57 61
                                                                                              The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 6
0240 6C 6B 69 6E 67 20 31 2D 30 20
                                                                                                                                     06-18-92
024A 74 65 73 74 20 4E 4E 20 74 69
                                                                                               0493 20 20 20 20 20 20 20 20 57 72
0254 6D 65 73 2E 20 49 66 20 4E 4E
                                                                                               0490 69 74 65 20 61 64 64 72 65 73
025E 20 3D 30 30 2C 0D 0A
                                                                                               04A7 73 20 4E 4E 20 77 89 74 68 20
0265 20 20 20
                  DB
                                      Test until CTRN is received from key board', CR, LF
                                                                                               04B1 64 61 74 61 20 44 20 69 6E 74
0268 20 20 20 20 20 20 20 20 20 20 20
                                                                                               04BB 6F 20 35 20 8C 8F 63 61 74 69
0272 20 20 20 20 20 20 20 20 54 65
                                                                                               04C5 6F 6E 73 0D 0A
                                                                                                                 DB
027C 73 74 20 75 6E 74 69 6C 20 43
                                                                                               04CA 20 20 20
                                                                                                                                         to provide error correction'.CR.LF
0286 54 52 4E 20 89 73 20 72 85 63
                                                                                               04CD 20 20 20 20 20 20 20 20 20 20 20
0290 65 69 76 65 64 20 66 72 6F 6D
                                                                                               04D7 20 20 20 20 20 20 20 20 74 6F
029A 20 6B 65 79 20 62 6F 61 72 64
                                                                                               04E1 20 70 72 6F 76 69 64 65 20 65
02A4 0D 0A
                                                                                               04EB 72 72 6F 72 20 63 6F 72 72 65
0246 20 20 20
                  DB
                                         Returns number of failures up to 4000 hex.',CR,LF
                                                                                               04F5 63 74 69 6F 6E 0D 0A
02A9 20 20 20 20 20 20 20 20 20 20 20
                                                                                               04FC 20 44 4E
                                                                                                                  DB
                                                                                                                            ' DNN (Returns D) Read address NN with error
0283 20 20 20 20 20 20 20 20 52 65
                                                                                              correction', CR, LF
02BD 74 75 72 6E 73 20 6E 75 6D 62
                                                                                               04FF 4E 20 28 52 65 74 75 72 6E 73
02C7 55 72 20 6F 56 20 66 61 69 6C
                                                                                               0509 20 44 29 20 20 20 20 20 52 65
02D1 75 72 65 73 20 75 70 20 74 6F
                                                                                               0513 61 64 20 61 64 64 72 65 73 73
02D8 20 34 30 30 30 20 68 65 78 2E
                                                                                              051D 20 4E 4E 20 77 69 74 68 20 65
02E5 0D 0A
                                                                                               0527 72 72 6F 72 20 63 6F 72 72 65
                                                                                              0531 63 74 69 6F 6E 0D 0A
```

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 5

```
LCALL GETECHO
                     *E-<2048 Bytes> Program 16K with serial in 2048 byte
                                                                                06A1 120CC8
               DB
0638 20 45 2D
                                                                                                                :ADDRESS BYTE 1
                                                                                06A4 FB
                                                                                                MOV R3.A
streemi,CR,LF
                                                                                                LCALL GETECHO
                                                                                06A5 120CC8
0538 2D 3C 32 30 34 38 20 42 79 74
                                                                                                MOV R4.A
                                                                                OSAR FC
0545 65 73 3E 20 20 20 20 20 50 72
                                                                                                LCALL GETECHO
                                                                                06A9 120CC8
054F 6F 67 72 61 6D 20 31 36 4B 20
                                                                                06AC FD
                                                                                                MOV R5.A
0550 77 60 74 68 20 73 65 72 69 61
                                                                                                LCALL GETECHO
                                                                                08AD 120CC8
5563 6C 20 69 6E 20 32 30 34 38 20
                                                                                                MOV R6,A
                                                                                0680 FE
0560 62 79 74 65 20 73 74 72 65 61
                                                                                06B1 120E3C
                                                                                                LCALL CRLF
0677 6D 0D 0A
                                                                                                MOV
                                                                                                        A,R6
                                   (Bit 7 = start, 2048 Bytes = 16K Bits',CR,LF
                                                                                0684 EE
057A 20 20 20
               DB
                                                                                                                  CONVERT HEX ADDRESS INTO BINARY FORM
                                                                                06B5 120DDA
                                                                                                LCALL XVERT
057D 20 20 20 20 20 20 20 20 20 20 20
                                                                                                MOV RO,A
                                                                                0688 F8
0687 20 20 20 20 20 20 20 20 28 42
                                                                                                MOV A,R5
                                                                                06B9 ED
0591 69 74 20 37 20 3D 20 73 74 61
059B 72 74 2C 20 32 30 34 38 20 42
                                                                                The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 8
05A5 79 74 65 73 20 3D 20 31 36 4B
                                                                                                                06-18-92
05AF 20 42 69 74 73 0D 0A
                        *F-<2048 Bytes> Read 16K contents, send serial 2048
0586 20 46 2D
               DB
Bytes', CR, LF
                                                                                                LCALL XVERT
                                                                                06BA 120DDA
0KR9 2D 3C 32 30 34 38 20 42 79 74
                                                                                                SWAP A
                                                                                OSRD C4
05C3 65 73 3E 20 20 20 20 20 52 65
                                                                                                ORL RO,A
                                                                                06BE 4200
05CD 61 64 20 31 36 4B 20 63 6F 6E
                                                                                                      A,R4
                                                                                                 MOV
                                                                                 OSCO EC
05D7 74 65 6E 74 73 2C 20 73 65 6E
                                                                                                LCALL XVERT
                                                                                06C1 120DDA
05F1 64 20 73 65 72 69 61 6C 20 32
                                                                                                 MOV RI,A
                                                                                 06C4 F9
06FR 30 34 38 20 42 79 74 65 73 0D
                                                                                 06C5 EB
                                                                                                 MOV A,R3
OSFS OA
                                                                                                LCALL XVERT
                        'G--<40 Bytes> Read address 01 to 41 with error correction'
                                                                                 06C6 120DDA
                DB
05E6 20 47 2D
                                                                                 06C9 C4
                                                                                                 SWAP A
05F9 2D 3C 34 30 20 42 79 74 65 73
                                                                                 06CA 4201
                                                                                                 ORL R1,A
0603 3E 20 20 20 20 20 20 20 52 65
                                                                                                                  :READ BIT AT ADDRESS
                                                                                                LCALL READ
                                                                                 06CC 120CCF
060D 61 64 20 61 64 64 72 65 73 73
                                                                                                 ADD A,#°0°
                                                                                 06CF 2430
0617 20 30 31 20 74 6F 20 34 31 20
                                                                                                                   :WRITE DATA IN ASCII FORM TO SERIAL PORT
                                                                                06D1 120CBE
                                                                                                LCALL PUTCH
0621 77 69 74 68 20 65 72 72 6F 72
                                                                                 06D4 C139
                                                                                                 AJMP MLOOP
062B 20 63 6F 72 72 65 63 74 69 6F
0635 6F
0636 0D 0A 1B DB
                        CR.LF.ESC
                                                                                        ;COMMAND 2 - WRITE A BIT AT ADDRESS AAAA TO D
       MLOOP:
0639 120E3C
               LCALL CRLF
                                                                                 06D6 120CC8
                                                                                                 LCALL GETECHO
       MLOOP1:
                                                                                 06D9 FB
                                                                                                 MOV R3,A
                                                                                                 LCALL GETECHO
                                                                                 06DA 120CC8
The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 7
                                                                                 06DD FC
                                                                                                 MOV R4.A
                                06-18-92
                                                                                                 LCALL GETECHO
                                                                                 06DE 120CC8
                                                                                 06E1 FD
                                                                                                 MOV RS.A
                LCALL GETECHO
063C 120CC8
                                                                                                 LCALL GETECHO
                CUNE A,#11',NO1 ;CHECK IF RECEIVED CHARACTER IS
                                                                                 06E2 120CC8
 063F B43103
                                                                                                 MOV R6.A
                                                                                 06E5 FE
                LIMP ISA1 ;A COMMAND
 0642 0206A1
                                                                                                 LCALL CRLF
                                                                                 06F6 120F3C
 0645 B43203 NO1: CJNE A,#2',NO2
                                                                                                         A.R6
                                                                                 06E9 EE
                                                                                                 MOV
                LIMP ISA2
 0648 0206D6
                                                                                 06EA 120DDA
                                                                                                 LCALL XVERT
 064B B43303 NO2: CJNE A,#3',NO3
                                                                                                 MOV RO,A
MOV A,R5
                                                                                 OSED F8
 064E 02070B
                LJMP ISA3
                                                                                 06EE ED
 0651 B43403 NO3: CJNE A,#4',NO4
                                                                                                 LCALL XVERT
                                                                                 06EF 120DDA
                LJMP ISA4
 0654 02071B
                                                                                                 SWAP A
                                                                                 06F2 C4
 0657 B43503 NO4: CJNE A,#'5',NO5
                                                                                                 ORL RO,A
                                                                                 06F3 4200
                LJMP ISA5
 065A 020720
                                                                                                 MOV A.R4
                                                                                 06F5 EC
 065D B43603 NO5: CJNE A,#'6',NO6
                                                                                                 LCALL XVERT
                                                                                 06F6 1200DA
                LJMP ISA6
 0660 020725
                                                                                                 MOV R1,A
MOV A,R3
                                                                                 06F9 F9
 0863 B43703 NO6: CJNE A,#7*,NO7
                                                                                 06FA EB
 0666 020920
                LIMP ISA7
                                                                                 06FB 120DDA
                                                                                                 LCALL XVERT
 0669 B43603 NO7: CJNE A,#'8',NO8
                                                                                                 SWAP A
                                                                                 06FE C4
 066C 020993
                LJMP ISA8
                                                                                 06FF 4201
                                                                                                 ORL RIA
 066F B43903 NO8: CJNE A,#9',NO9
                                                                                                 LCALL GETECHO
                                                                                 0701 120CC8
 0672 0209C5
                LJMP ISA9
                                                                                                                 :A CONTAINS DATA NOW
                                                                                                 SUBB A,#"0"
                                                                                 0704 9430
 0675 B44103 NO9: CJNE A,#A',NOA
                                                                                                 LCALL WRITE
                                                                                 0706 120CEE
 0678 020A27
                LJMP ISAA
                                                                                                  AJMP MLOOP
                                                                                 0709 C139
 067B B44203 NOA: CJNE A,#'B',NOB
                LJMP ISAB
 067E 020A4B
 0681 B44303 NOB: CJNE A,#'C',NOC
                                                                                         :COMMAND 3 - LOAD THE SHIFT REGISTER
                LJMP ISAC
 0884 020A6D
 0687 B44403 NOC: CJNE A,#'D',NOD
                                                                                 070B 7A13 ISA3: MOV R2,#19
                LIMP ISAD
 068A 020AB9
                                                                                                  MOV R1,#32H
                                                                                 070D 7932
 088D B44503 NOD: CJNE A,#E',NOE
                                                                                        ISA31:
                LJMP ISAE
 0890 020AD6
                                                                                  070F 120CC8
                                                                                                  LCALL GETECHO
 0893 B44803 NOE: CJNE A,#F,NOF
                                                                                                                   STORE CHARACTER IN RAM
                                                                                                  MOV •R1,A
                                                                                  0712 F7
                LJMP ISAF
 0696 020AF4
 0699 B44703 NOF: CJNE A,#'G',NOG
                                                                                 The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 9
 069C 020B15
                LJMP ISAG
                                                                                                                  06-18-92
 089F C13C NOG: AJMP MLOOP1
                                                                                  0713 19
                                                                                                  DEC R1
                                                                                  0714 DAF9
                                                                                                  DJNZ R2,ISA31
                                                                                  0716 120D9D
                                                                                                  LCALL SHIFT
         COMMAND 1 - READ A BIT AT ADDRESS AAAA
                                                                                                  AJMP MLOOP
                                                                                  0719 C139
```

ISA1:

```
:COMMAND 4 - ACTIVATE SHIFT REGISTER
                                                                                  07FF E4
                                                                                  0800 F0
                                                                                                   MOVX ODPTRA
 071B 120D69 ISA4: LCALL ACTIV
                                                                                  0801 A3
                                                                                                           DPTR
 071E C139
                 AJMP MLOOP
                                                                                  0802 F0
                                                                                                   MOVX @DPTR.A
                                                                                  0603 A3
                                                                                                   INC
                                                                                                           DPTR
                                                                                  0804 FO
                                                                                                   MOVX @ DPTR.4
        ;COMMAND 5 - DEACTIVATE SHIFT REGISTER
                                                                                  0805 43
                                                                                                   INC
                                                                                                           DPTR
                                                                                  0806 F0
                                                                                                   MOVX ODPTRA
 0720 120D84 ISA5: LCALL DACTIV
 0723 C139
                AJMP MLOOP
                                                                                         SA62:
                                                                                  0807 120C24
                                                                                                  LCALL WALK10
                                                                                                                     EXECUTE WALKING TEST R7 TIMES
        COMMAND 6 - WALKING 1-0 TEST PATTERN
                                                                                                   --- Increment the loop Counter --
                                                                                  080A 903FF1
                                                                                                  MOV
                                                                                                         DPTR#R1_ERR
                                                                                  080D C3
                                                                                                  CLR C
0725 903FF0
                 MOV
                         DPTR,#FLAG
                                          GET FLAG BYTE
                                                                                  080E E0
                                                                                                  MOVX A, ODPTR
0728 EO
                 MOVX
                         A, O DPTR
                                                                                  080F 2401
                                                                                                  ADD
                                                                                                           A.#01H
                                                                                                                            ;BUMP THE 32 BIT LOOP COUNT
 0729 4401
                 ORL
                                          ONLY INTERESTED IN POWER FAIL-
                                                                                  0811 F0
                                                                                                  MOVX ODPTRA
CONTINUE BIT
                                                                                  0812 A3
                                                                                                  INC
                                                                                                          DPTR
                                                                                                  MOVX A. DPTR
072B F0
                 MOVX ODPTRA
                                          ;SET IT FOR WALKING 1-0'S
                                                                                  0813 E0
                                                                                  0814 3400
                                                                                                  ADDC A,#00H
                                                                                  0816 FO
                                                                                                  MOVX ODPTRA
072C 120CC8
                LCALL GETECHO
                                                                                  0817 A3
                                                                                                  INC
                                                                                                          DPTR
072F FB
                MOV R3,A
                                                                                  0818 E0
                                                                                                  MOVX A. ODPTR
0730 120CC8
                 LCALL GETECHO
0733 FC
                 MOV R4,A
                                                                                 The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 11
0734 120E3C
                 LCALL CRUE
                                                                                                                  06-18-92
0737 FC
                 MOV A,R4
0738 120DDA
                LCALL XVERT
                MOV R1,A
MOV A,R3
073B F9
                                                                                  0819 3400
                                                                                                  ADDC A,#00H
073C EB
                                                                                  081B F0
                                                                                                  MOVX OPTRA
                                                                                                  INC DPTR
MOVX A DPTR
073D 120DDA
                LCALL XVERT
                                                                                  ORIC A3
0740 C4
                SWAP A
                                                                                  081D E0
0741 4201
                ORL R1,A
                                                                                 081E 3400
                                                                                                  ADDC A,#00H
0743 E9
                MOV A.R1
                                                                                  0820 FO
                                                                                                  MOVX ODPTR,A
                MOV R7.A
0744 FF
                                :R7 CONTAINS NUMBER OF CYCLES TO TEST
               Ask if bad bit buffer should be cleared -
                                                                                                 Flash Activity Light
                                                                                 0821 E5B0
                                                                                                  MOV
                                                                                                          A,P3
0745 120F51
                LCALL SEND_ST
                                                                                 0823 F4
                                                                                                  CPL
                                                                                                          A
                                                                                                                           ;FLIP LED STATUS BIT
                D8
                        CR,LF
                                                                                 0824 5420
                                                                                                  ANL
                                                                                                           A.#020H
                                                                                                                            GET LED STATUS BIT
                        "Do you want to clear the bad bit buffer - Y or N ',ESC
                                                                                 0826 C2B5
                                                                                                  CIR
                                                                                                          P3.5
                                                                                                                            :CLEAR IT OUT
074D 79 6F 75 20 77 61 6E 74 20 74
                                                                                 0828 42B0
                                                                                                  ORL
                                                                                                          P3.A
                                                                                                                            ;SET COMPLEMENT VALUE
0757 6F 20 63 8C 65 61 72 20 74 68
0761 85 20 62 61 64 20 62 69 74 20
                                                                                 082A EF
                                                                                                  MOV
                                                                                                          A.R7
0768 62 75 66 66 65 72 20 20 20 59
                                                                                 082B 7005
                                                                                                  JNZ
                                                                                                          SA622
                                                                                                                           :IF COUNT = 0 DO IT UNTIL 'CTRN'
0775 20 6F 72 20 4E 20 1B
                                                                                 082D 3098D7
                                                                                                  JNB
                                                                                                          RI,SA62
077C 120CCB
                LCALL
                        GETECHO
                                                                                 0830 8002
                                                                                                  SJMP
                                                                                                          SA623
                                                                                                                           :ELSE LOOP UNTIL R7 GOES TO ZERO
077F 120F3C
                LCALL
                        CRLF
0782 845030
                CUNE
                        A.FY.
                               SA611 HF 'N', DON'T CLEAR IT
                                                                                 0832 DFD3 SA622:
                                                                                                          DJNZ R7,SA62
                                                                                                                   COUNT UP NUMBER OF FAILED BITS
The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 10
                                06-18-92
                                                                                 0834 903FF0
                                                                                                  MOV
                                                                                                          DPTR,#FLAG
                                                                                                                           :GET FLAG BYTE
                                                                                 0837 E0
                                                                                                  MOVX
                                                                                                         A, O DPTR
                                                                                 0838 54FE
                                                                                                  ANL
                                                                                                          A,#OFEH
                                                                                                                           :ONLY INTERESTED IN POWER FAIL-
                                                                                 CONTINUE BIT
0785 120F51
                LCALL SEND_ST
0788 54 68 65
                DB
                        'The bad bit buffer has been cleared ',ESC
                                                                                 083A F0
                                                                                                  MOVX
                                                                                                          @DPTR,A
                                                                                                                           :CLEAR IT TO EXIT WALKING 1-0'S
0788 20 62 61 64 20 62 69 74 20 62
0795 75 66 66 65 72 20 68 61 73 20
                                                                                 083B 7800
                                                                                                  MOV
                                                                                                        R0.#00
079F 62 65 65 6E 20 63 6C 65 61 72
                                                                                 083D 7900
                                                                                                  MOV
                                                                                                        R1,#00
                                                                                                                   ;CLEAR ERROR REGISTER - 16 BIT
07A9 65 64 20 1B
07AD 120E3C
                LCALL CRUF
                                                                                 083F 904000
                                                                                                  MOV
                                                                                                        DPTR,#4000H
                MOV R1,#040H
07B0 7940
                                  CLEAR THE BAD BIT BUFFER IN RAM
                                                                                 0842 7A40
                                                                                                 MOV R2,#040H
07B2 E4
                CLR A
                                                                                 0844 7B00 SA64: MOV R3,#00H
07B3 904000
                MOV DPTR,#4000H
                                                                                 0846 E0
                                                                                            SA63: MOVX A, DPTR
0786 7800 SA60: MOV R0,#00H
0788 F0 SA61: MOVX @DPTR,A
                                                                                 0847 C3
                                                                                                 CLR C
                                                                                 0848 28
                                                                                                 ADD A,R0
07B9 A3
                INC DPTR
                                                                                 0849 F8
                                                                                                 MOV ROA
                DJNZ RO,SA61
07BA DBFC
                                                                                 084A E4
                                                                                                 CLR A
                DJNZ R1,SA60
07BC D9F8
                                                                                 084B 39
                                                                                                 ADDC A.R1
                                                                                 084C F9
                                                                                                 MOV R1,A
                                                                                 084D A3
                                                                                                 INC DPTR
07BE 120E51
                LCALL SEND_ST
                                                                                 084E DBF6
                                                                                                 DJNZ R3.SA63
                        CR,LF
07C1 0D 0A
                DB
                                                                                 0850 DAF2
                                                                                                 DJNZ R2.SA64
                                                                                                                   :R1.R0 CONTAIN THE COUNT
07C3 44 8F 20
               DB
                        "Do you want to clear the Loop Counter - Y or N ',ESC
07C6 79 6F 75 20 77 61 6E 74 20 74
                                                                                                   --- Send error count string -----
07D0 6F 20 63 6C 65 61 72 20 74 68
07DA 65 20 4C 6F 6F 70 20 43 6F 75
                                                                                 0852 120E51
                                                                                                 LCALL SEND ST
                                                                                                                           :SEND THE MESSAGE
07E4 6E 74 65 72 20 2D 20 59 20 6F
                                                                                 0855 OD 0A
                                                                                                 DB
                                                                                                          CR.LF
07EE 72 20 4E 20 1B
                                                                                 0857 4E 75 6D
                                                                                                 DB
                                                                                                          "Number of Failed Bits With Walking 1-0 Pattern = ',ESC
07F3 120CC8
               LCALL
                        GETECHO
                                                                                 085A 62 65 72 20 6F 66 20 48 61 69
07F6 120E3C
               LCALL
                        CRLF
                                                                                 0864 6C 65 64 20 42 69 74 73 20 57
07F9 B4590B
                CJNE
                        A,#Y,
                                SA62
                                         ;IF 'N', DON'T CLEAR IT
                                                                                 086E 69 74 68 20 57 61 6C 6B 69 6E
```

0878 67 20 31 2D 30 20 50 61 74 74

07FC 903FF1

MOV

DPTR,#R1\_ERR

```
MOV
                                                                                                    RO,A
                                                                               0937 F8
0882 65 72 6E 20 3D 20 1B
                                                                                                     A,R5
                                                                               0938 ED
                                                                                               MOV
                                                                               0939 120DDA
                                                                                               LCALL XVERT
The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 12
                                                                                               SWAP
                                                                               093C C4
                                                                                                     A
                               06-18-92
                                                                               093D 4200
                                                                                               ORL
                                                                                                    RO.A
                                                                               093F EC
                                                                                               MOV
                                                                                                     A,R4
                                        :SAVE LOWER ERROR COUNT RO
                                                                               0940 120DDA
                                                                                               LCALL XVERT
                MOV
                        R2,R0
0889 AA00
                                                                               0943 F9
                                                                                               MOV R1,A
068B E9
                MOV A,R1
                                                                               0944 EB
                                                                                               MOV
                                                                                                     A,R3
                LCALL RVERT
088C 120E03
                                                                               0945 120DDA
                                                                                               LCALL XVERT
088F E9
                MOV A,R1
                                                                               0948 C4
                                                                                               SWAP
                                                                                                     A
0890 120CBE
                LCALL PUTCH
                                                                                                               :RO.R1 CONTAIN THE ADDRESS
                                                                               0949 4201
                                                                                               ORL RIA
0893 E8
                MOV A,RO
                                                                               094B 7D00
                                                                                               MOV
                                                                                                     R5 #00
0894 120CBE
                LCALL PUTCH
                                                                               094D 7E00
                                                                                               MOV
                                                                                                     R6.#00
0897 EA
                MOV A,R2
                                                                               094F 7B28
                                                                                               MOV
                                                                                                     R3 #40
0898 120E03
                LCALL RVERT
                                                                               0951 7C00
                                                                                          SA70: MOV
                                                                                                      P4.#00
089B E9
                MOV A,R1
                                                                                                      A #01
                                                                               0953 7401
                                                                                         SA72: MOV
089C 120CBE
                LCALL PUTCH
                                                                               0955 120CEE
                                                                                               LCALL WRITE
089F E8
                MOV A,RO
                                                                               0958 120CCF
                                                                                               LCALL READ
08A0 120CBE
                LCALL PUTCH
                                                                                               JNB DEOH,SA71
                                                                               095B 30E02A
                                                                                               MOV
                                                                               095E 7400
                                                                                                     A.#00
                  - Send Loop count string -
                                                                                               ICALL WRITE
                                                                               0960 120CEE
                                                                                               LCALL READ
                                        SEND THE MESSAGE
                                                                               0963 120CCF
                LCALL SEND_ST
08A3 120E51
                                                                                               JB 0E0H,SA71
                                                                               0966 20E01F
08A6 0D 0A
                DB
                        CR.LF
                                                                                           SA73: DJNZ R4,SA72
                                                                               ness DCE8
                        "Number of Loops Completed With Walling 1-0 Pattern = ",ESC
08A8 4E 75 6D
                DB
                                                                                               DJNZ R3.SA70
                                                                               0968 DBE4
08AB 62 65 72 20 6F 66 20 4C 6F 6F
                                                                                               MOV A,R6
                                                                               nosh FF
0885 70 73 20 43 6F 6D 70 6C 65 74
                                                                                               LCALL RVERT
                                                                               096E 120E03
08BF 65 64 20 57 69 74 68 20 57 61
                                                                                               MOV A,R1
                                                                               0971 F9
08C9 6C 6B 69 6E 67 20 31 2D 30 20
                                                                               0972 120CBE
                                                                                               LCALL PUTCH
08D3 50 81 74 74 65 72 6E 20 3D 20
                                                                                               MOV A,RO
                                                                               0975 E8
08DO 1B
                                                                                               LCALL PUTCH
                                                                               0976 120CBE
                                                                                               MOV A,R5
                        DPTR,#R4_ERR ;SEND MOST SIGNIFICANT DIGIT FIRST
                                                                               0979 ED
                MOV
08DF 903FF4
                                                                                               LCALL RVERT
                                                                               097A 120E03
                MOVX
                       A, O DPTR
08E1 E0
                                                                                               MOV A,R1
                                                                               097D E9
                LCALL RVERT
08F2 120F03
                                                                                               LCALL PUTCH
                                                                               097E 120CBE
                MOV A.R1
QRES E9
                                                                                               MOV A.RO
                                                                               0981 E8
                LCALL PUTCH
08F6 120CBF
                MOV A,RO
DAF9 F8
                                                                               The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 14
                LCALL PUTCH
08EA 120CBE
                                                                                                               06-18-92
                                         SEND NEXT SIGNIFICANT DIGIT FIRST
                        DPTR,#R3_ERR
                MOV
DAFD 903FF3
                MOVX
                        A. O DPTR
ORFO FO
08F1 120E03
                LCALL RVERT
                                                                                               LCALL PUTCH
                                                                                0982 120CBE
                MOV
ORF4 FO
                      A.R1
                                                                                                                 :GO TO OPERATOR INPUT
                                                                                                LIMP MLOOP
                                                                                0985 020639
                LCALL PUTCH
ORF5 120CBE
                MOV A,RO
08F8 E8
                                                                                0988 C3
                                                                                          SA71: CLR
                                                                                                      C
                LCALL PUTCH
 08F9 120CBE
                                                                                0989 7401
                                                                                                MOV
                                                                                                      A,#01
                                                                                098B 2D
                                                                                                ADD
                                                                                                      A.R5
                                         ;SPACE
 08FC 120E4B
                LCALL
                       PUTSPACE
                                         SEND NEXT SIGNIFICANT DIGIT FIRST
                                                                                098C FD
                                                                                                MOV
                                                                                                      R5,A
                        DPTR,#R2_ERR
08FF 903FF2
                MOV
                                                                                098D 7400
                                                                                                MOV
                                                                                                      A.#00
                MOVX
                        A, O DPTR
 0902 E0
                                                                                098F 3E
                                                                                                ADDC
                                                                                                      A,R6
                LCALL RVERT
 0903 120E03
                                                                                0990 FE
                                                                                                MOV
                                                                                                      R6.A
                 MOV A,R1
 0906 E9
                                                                                0991 8006
                                                                                                SJMP
                                                                                                      SA73
 0907 120CBE
                LCALL PUTCH
                 MOV A,RO
 090A E8
 090B 120CBE
                 LCALL PUTCH
                                         SEND LEAST SIGNIFICANT DIGIT FIRST
                        DPTR,#R1_ERR
 090E 903FF1
                 MOV
                 MOVX
                       A, G DPTR
 0911 E0
                                                                                       COMMAND 8 - DUMP ADDRESSES OF BAD BITS
                 LCALL RVERT
 0912 120E03
                 MOV A,R1
 0915 E9
                                                                                0993 904000 ISA8: MOV DPTR,#4000H
 0916 120CBE
                 LCALL PUTCH
                                                                                0996 7940
                                                                                               MOV R1.#40H
 0919 E8
                 MOV A,RO
                                                                                           SA80: MOV R0,#00H
                                                                                0998 7800
                                                                                          SA82: MOVX A. ODPTR
                                                                                099A E0
 The Cybernetic Micro Systems 8061 Family Assembler, Version 3.04 Page 13
                                                                                                     OFOH SAB1
                                                                                0998 20E008
                                                                                                JB
                                 06-18-92
                                                                                          SA83: INC
                                                                                                      DPTR
                                                                                099E A3
                                                                                                DJNZ RO.SA82
                                                                                noor DREG
                                                                                                DJNZ R1,SA80
                 LCALL PUTCH
                                                                                09A1 D9F5
 091A 120CBE
                                                                                                                  :GO TO OPERATOR INPUT
                                                                                                LJMP
                                                                                                      MLOOP
                                                                                0943 020639
                                  :GO TO OPERATOR INPUT
                 LIMP MLOOP
 091D 020639
                                                                                09A6 E8
                                                                                          SAB1: MOV
                                                                                                       A,RO
                                                                                09A7 FB
                                                                                                MOV
                                                                                                      R3.A
         COMMAND 7 - TEST BIT AT ADDRESS AAAA, 65,536 TIMES
                                                                                                MOV
                                                                                                      A.R1
                                                                                09A8 E9
                                                                                09A9 120F03
                                                                                                LCALL RVERT
        ISA7:
                                                                                                MOV
                                                                                                      A,R1
                                                                                OSAC ES
                 LCALL GETECHO
 0920 120CC8
                                                                                09AD 120CBE
                                                                                                LCALL PUTCH
                 MOV R3.A
 0923 FB
                                                                                                     A,RO
                                                                                                MOV
                                                                                09B0 E8
                 LCALL GETECHO
 0924 120CC8
                                                                                09B1 120CBE
                                                                                                LCALL PUTCH
                 MOV R4.A
 0927 FC
                                                                                                MOV A,R3
                                                                                09B4 EB
                 LCALL GETECHO
 0928 120CC8
                                                                                09B5 120E03
                                                                                                LCALL RVERT
                 MOV RS,A
 092B FD
                                                                                                MOV A,R1
                                                                                0988 E9
                 LCALL GETECHO
 092C 120CC8
                                                                                                LCALL PUTCH
                                                                                0989 120CBE
                 MOV
                      R6,A
 002F FE
                                                                                                MOV A,RO
                                                                                09BC E8
                 LCALL CRLF
 0930 120E3C
                                                                                09BD 120CBE
                                                                                                LCALL PUTCH
                 MOV
                         A,R6
 0033 FF
                                                                                09C0 120E3C
                                                                                                LCALL CRLF
                 LCALL XVERT
 0934 120DDA
```

ISA9: 09C5 120CC8 09C8 FB 09C9 120CC8 09CC FC 09CD 120E3C 09D0 EC 09D1 120DDA The Cybernetic Micro 09D4 F9 09D6 EB 09D6 120DDA 09DA 4201 09DC E9	MOV RI,A		0A32 FD 0A33 120E3C 0A36 EC 0A37 120DDA 0A3A F8 0A3B EB 0A3C 120DDA 0A3F C4 0A40 4200 0A42 ED 0A43 7800 0A45 120B9C 0A48 020639	LCALI MOV LCALI MOV LCALL SWAF ORL MOV	A,R4 XVERT R0,A A,R3 XVERT	A CONTAINS ADDRESS OF CO.
ISA9: 19C5 120CC8 19C5 FB 19C9 120CC8 19CC FC 19CD 120E3C 19DD EC 19DD 120DDA The Cybernetic Micro 19D4 FB 19D6 EB 19D6 EB 19D6 120DDA 19D9 C4 19DA 4201 19DC E9	LCALL GETECHO MOV R3,A LCALL GETECHO MOV R4,A LCALL CRLF MOV A,R4 LCALL XVERT D Systems 8061 Far	nily Assembler, Version 3.04 Page 15	0A37 120DDA 0A3A F8 0A3B EB 0A3C 120DDA 0A3F C4 0A40 4200 0A42 ED 0A43 7B00 0A45 120B9C	LCALI MOV MOV LCALI SWAF ORL MOV MOV	XVERT RO,A A,R3 XVERT A RO,A	A CONTAINS ADDRESS OF CO.
09C5 120CC8 09C8 FB 09C8 FB 09CC FC 09CD 120CC8 09CD 120E3C 09D0 EC 09D1 120DDA The Cybernetic Micro 09D4 F9 09D6 EB 09D6 EB 09D6 120DDA 19D9 C4 19DA 4201 19DC E9	MOV R3,A LCALL GETECHO MOV R4,A LCALL CRLF MOV A,R4 LCALL XVERT D Systems 8061 Far MOV R1,A	nily Assembler, Version 3.04 Page 15	0A3A F8 0A3B EB 0A3C 120DDA 0A3F C4 0A40 200 0A42 ED 0A43 7B00 0A45 120B9C	MOV MOV LCALL SWAF ORL MOV MOV	RO,A A,R3 XVERT A RO,A	A CONTAINS APPRESS OF
09C5 120CC8 09C8 FB 09C8 FB 09CC FC 09CD 120CS0 09CD 120E3C 09DD EC 09DD 120DDA The Cybernetic Micro 09D4 F9 09D6 EB 09D6 EB 09D8 120DDA 09D9 C4 09DA 4201 09DC E9	MOV R3,A LCALL GETECHO MOV R4,A LCALL CRLF MOV A,R4 LCALL XVERT D Systems 8061 Far MOV R1,A	nily Assembler, Version 3.04 Page 15	0A38 EB 0A3C 120DDA 0A3F C4 0A40 C4 0A42 ED 0A42 ED 0A43 7B00 0A45 120B9C	MOV LCALL SWAP ORL MOV MOV	A,R3 XVERT A R0,A	A COMPANIE ADDRESS O VO CO
09C5 120CC8 09C8 FB 09C8 FB 09CC FC 09CD 120CC8 09CD 120E3C 09D0 EC 09D1 120DDA The Cybernetic Micro 09D4 F9 09D6 EB 09D6 EB 09D6 120DDA 19D9 C4 19DA 4201 19DC E9	MOV R3,A LCALL GETECHO MOV R4,A LCALL CRLF MOV A,R4 LCALL XVERT D Systems 8061 Far MOV R1,A	nily Assembler, Version 3.04 Page 15	0A3C 120DCA 0A3F C4 0A40 4200 0A42 ED 0A43 7B00 0A45 120B9C	LCALI SWAP ORL MOV MOV	XVERT A RO,A	A CONTAINS ADDRESS TO ACC
09CS FB 09C9 120CC8 09CC FC 09CD 120E3C 09D0 EC 09D1 120DDA The Cybernetic Micro 09D4 FB 09D4 FB 09D6 EB 09D6 120DDA 09DA 4201 09DA 4201	MOV R3,A LCALL GETECHO MOV R4,A LCALL CRLF MOV A,R4 LCALL XVERT D Systems 8061 Far MOV R1,A	nily Assembler, Version 3.04 Page 15	0A3F C4 0A40 4200 0A42 ED 0A43 7B00 0A45 120B9C	SWAP ORL MOV MOV	A RO,A	A CONTAINS ADDRESS S TO SEE
09C9 120CC8 09CC FC 09CD 120E3C 09D0 EC 09D1 120DDA The Cybernetic Micro 09D4 F9 09D6 EB 09D6 120DDA 19D9 C4 19DA 4201 19DC E9	LCALL GÉTECHO MOV R4,A LCALL CRLF MOV A,R4 LCALL XVERT D Systems 8061 Far	nily Assembler, Version 3.04 Page 15	0A40 4200 0A42 ED 0A43 7B00 0A45 120B9C	ORL MOV MOV	RO,A	A CONTAINS ADDRESS S TO SEE
09CC FC 09CD 120E3C 09D1 120DDA The Cybernetic Micro 09D4 F9 09D6 EB 09D6 120DDA 109DQ C4 109DA 4201 109DC E9	MOV R4,A LCALL CRLF MOV A,R4 LCALL XVERT D Systems 8051 Far	nily Assembler, Version 3.04 Page 15	0A42 ED 0A43 7B00 0A45 120B9C	MOV		A CONTAINS ADDRESS A TO ACC
09CD 120E3C 09D0 EC 09D1 120DDA The Cybernetic Micro 09D4 F9 09D6 EB 09D6 120DDA 09D9 C4 09DA 4201 09DC E9	LCALL CRLF MOV A,R4 LCALL XVERT D Systems 8051 Far		0A43 7B00 0A45 120B9C	MOV	A,R5	;A CONTAINS ADDRESS 0 TO 255
09D0 EC 09D1 120DDA The Cybernetic Micro 09D4 FB 09D6 EB 09D6 120DDA 09DA 4201 09DA 4201	MOV A,R4 LCALL XVERT D Systems 8061 Far		0A45 120B9C			;A CONTAINS DATA BYTE TO WRI
09D1 120DDA The Cybernetic Micro 09D4 F9 09D6 EB 09D9 120DDA 09D9 C4 09DA 4201 09DC E9	LCALL XVERT  D Systems 8061 Far  MOV R1,A				R3,#00	;WRITE BYTE #00
The Cybernetic Micro 09D4 F9 09D5 EB 09D6 120DDA 09D9 C4 09DA 4201 09DC E9	D Systems 8051 Far		0A48 020639		. WBYTE1	WRITE BYTE 1X ROUTINE
09D4 F9 09D6 EB 09D6 120DDA 09D6 120DDA 09DA 4201 09DC E9	MOV RI,A			LJMP	MLOOP	GO TO OPERATOR INPUT
09D6 EB 09D6 120DDA 09D9 C4 09DA 4201 09DC E9		<del>-</del>	;; ISAB (	ROUTINE	- READ BYTE	E AT ADDRESS NN DATA D
09D6 EB 09D6 120DDA 09D9 C4 09DA 4201 09DC E9			ISAB:			************
09D6 120DDA 09D9 C4 09DA 4201 09DC E9			0A4B 120CC8	LCALL	GETECHO	)
09D9 C4 09DA 4201 09DC E9	MOV A,R3		0A4E FB	MOV		
09DA 4201 09DC E9	LCALL XVERT		0A4F 120CC8	LCALL	GETECHO	,
09DC E9	SWAP A		0A52 FC	MOV	R4,A	
	ORL R1,A		0A53 120E3C		. CRLF	
	MOV A,R1		0A56 EC	MOV		
0900 FF	MOV R7,A	;R7 CONTAINS NUMBER OF CYCLES TO TEST	0A57 120DDA		. XVERT	
00DF 3040		A. P. A. B.	OASA FB	MOV	RO,A	
	MOV R1,#040H	CLEAR THE BAD BIT BUFFER IN RAM	OA5B EB	MOV		
	MOV A,#00	•	0A5C 120DDA		XVERT	
	MOV DPTR,#400	MH.	0A5F C4	SWAP		
	MOV RO,#00H	•	0A60 4200	ORL		:A CONTAINS ADDRESS 0 TO 255
	MOVX OPTRA	•	0A62 7B00	MOV	R3,#00	
	INC DPTR		0A64 120BCA	LCALL	ABYTE1	WRITE BYTE 1X ROUTINE
	DJNZ RO,SA91 DJNZ R1,SA90		0487 10000		DUTO	
APED DWT 5	LUME NI,SASU		0A67 120CBE		PUTCH	.00.70.0050.1000.00
00ED 120BFC SAG	2: LCALL TEST	0 ;EXECUTE WALKING TEST R7 TIMES	0A6A 020639	LJMP	MLOOP	GO TO OPERATOR INPUT
	DJNZ R7,SA92	EXECUTE WALKING TEST AT TIMES	<u> </u>			<del></del>
			; ISAD F	ROUTINE -	WRITE BYT	E AT ADDRESS NN DATA D 5 TIMES
	MOV R0,#00		;		·····	- <del></del>
	MOV R1,800	COUNT UP NUMBER OF FAILED BITS	ISAC:			
	MOV DPTR,#400	WH	0A6D 120CC8		GETECHO	
	MOV R2,#040H		0A70 FB	MOV		
	: MOV R3,#00H MOVX A, @ DPTF	•	0A71 120CC8		GETECHO	
	CLR C	•	0A74 FC	MOV		
	ADD A,RO		0A75 120CC8 0A78 FD	MOV	GETECHO	
	MOV ROA		0A79 120E3C		CRLF	
	MOV A,#00		OA7C EC	MOV		
	ADDC A,R1		0A7D 120DDA		XVERT	
	MOV RIA				,,, <u>-</u> ,,,	
A05 A3	INC DPTR		The Cybernetic Mi	icro Svater	ns 8051 Fam	ily Assembler, Version 3.04 Page 1
MO6 DBF5	DJNZ R3,SA93		/	,		06-18-92
A08 DAF1	DJNZ R2,SA94	;R1,R0 CONTAIN THE COUNT				
AOA E8	MOV A,RO		0A80 F8	1401	D0.4	
				MOV	RO,A	
	MOV R3,A MOV A,R1		0A81 EB	MOV		
			0A82 120DDA		XVERT	
	LCALL RVERT MOV A,R1		0A85 C4	SWAP ORL		A CONTAINO ADDRESS SES
	LCALL PUTCH		0A86 4200 0A88 ED			A CONTAINS ADDRESS 0 TO 255
	MOV A,RO		0A89 7B00	MOV	A,H5 R3,#00H	A CONTAINS DATA BYTE TO WRIT
	LCALL PUTCH		0A88 F560	MOV	•	-RECONTAINS DATE
	MOV A,R3		0A8D 8861		61H,R0	:R6 CONTAINS DATA
	LCALL RVERT		0A8F 120B9C		WBYTE1	;R7 CONTAINS ADDRESS
	MOV A,R1		0A92 7B08		R3,#08H	WRITE BYTE 1X ROUTINE
	LCALL PUTCH		0A94 E560	MOV		
	MOV A,RO		0A96 A861		R0.61H	
	LCALL PUTCH		0A98 120B9C		WBYTE1	
	LJMP MLOOP	:GO TO OPERATOR INPUT	0A98 7B10		R3,#10H	
		,	0A9D E560	MOV		
	**************************************	· · · · · · · · · · · · · · · · · · ·	0A9F A861		R0.61H	
: ISAA ROU	TINE - WRITE BYT	E AT ADDRESS NN DATA D	0AA1 120B9C		WBYTE1	
:			0AA4 7B18		R3,#18H	
•			0AA6 E560	MOV		
e Cybernetic Micm	Systems 8051 Fam	ily Assembler, Version 3.04 Page 16	0AA8 A861		R0,61H	
,	-	06-18-92	0AAA 120B9C		WBYTE1	
		TT 17 17 17 17 17 17 17 17 17 17 17 17 17	0AAA 120B9C 0AAD 7B20		WBY 1E1	
			0AAF E560		A,60H	
1044.			0AB1 A861		R0,61H	
INAA'	LCALL GETECHO		0AB3 120B9C		WBYTE1	IT'S WRITTEN E TIMES
ISAA: 427 120008 - I						;IT'S WRITTEN 5 TIMES
A27 120CC8				, ,,,,,,,,,,		
A27 120CC8 L A2A FB I	MOV R3,A		0AB6 020639		MLOOP	GO TO OPERATOR INPUT
A27 120CC8 L A2A FB I A2B 120CC8 L	MOV H3,A LCALL GETECHO MOV R4,A		UADO UZU639		-ALCOP	GO TO OPERATOR INPUT

```
MOVX A. OPPTR
                                                                             0B26 E0
      ISAD:
                                                                            The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 19
               LCALL GETECHO
0AB9 120CC8
                                                                                                            06-18-92
OABC FB
               MOV R3,A
               LCALL GETECHO
0ABD 120CC8
OACO FC
               MOV R4,A
                                                                             0827 04
                                                                                            INC A MOVX ODPTRA
                                                                                            INC
               LCALL CRUP
0AC1 120E3C
                                                                             0B28 F0
OAC4 EC
               MOV A,R4
                                                                                             MOV RO,A
                                                                             0829 FR
               LCALL XVERT
0AC5 120DDA
                                                                                             LCALL RDRBY
                                                                             0R2A 120B37
OAC8 F8
               MOV ROA
                                                                                             MOV DPTR,#4100H
                                                                             0B2D 904100
OAC9 EB
               MOV A.R3
                                                                                             MOVX A, DPTR
                                                                             0B30 E0
               LCALL XVERT
OACA 120DDA
                                                                                             MOV RO,A
                                                                             0B31 F8
               SWAP A
OACD C4
                                                                                             DJNZ ROJISAG1
                                                                             0B32 D8EC
                              :R0 CONTAINS ADDRESS 0 TO 255
               ORL RO,A
OACE 4200
                                                                                                              :GO TO OPERATOR INPUT
                                                                                             LIMP MLOOP
                                                                             0834 020639
               LCALL RDRBY
0AD0 120B37
                                :GO TO OPERATOR INPUT
               LJMP MLOOP
0403 020630
                                                                                    READ ERROR BYTE - RO CONTAINS ADDRESS
                                                                             0B37 AE00 RDRBY: MOV R6,R0
                                                                                                                PRICONTAINS ADDRESS
       : ISAE ROUTINE - PROGRAM ENTIRE MRAM WITH INCOMING DATA
                                                                                             MOV R3,#00H
MOV DPTR,#4000H
                                                                             0B39 7B00
                                                                             0B3B 904000
0AD6 7940 ISAE: MOV R1,840H
                                                                                                               READ BYTE 1X ROUTINE
                                                                             083E 120BCA
                                                                                             LCALL RBYTE1
0AD8 7800 ISAE1: MOV RO,#00
                                 SET UP TO RECEIVE 2048 BYTES
                                                                                             MOVX @DPTR,A
                                                                             0841 F0
      ISAE3:
                                                                             0B42 A3
                                                                                             INC DPTR
              LCALL GETECHO
DADA 120CC8
                                                                             0843 7808
                                                                                             MOV R3,#08H
                                                                                             MOV RO,R6
                                                                             0B45 A806
The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 18
                                                                             0847 1208CA
                                                                                             LCALL RBYTE1
                               06-18-92
                                                                                             MOVX @ DPTR.A
                                                                             OB4A FO
                                                                             0B4B A3
                                                                                             INC DPTR
                                                                                             MOV R3,#10H
                                                                             0B4C 7B10
                               STORE IN R3
               MOV R3,A
DADO FR
                                                                             084E A806
                                                                                             MOV RO.R6
                               ROTATE ALL 8 BITS
                MOV R2,#8
OADE 7A08
                                                                             0B50 120BCA
                                                                                             LCALL RBYTE1
          ISAE2: MOV A,R3
OAFO FR
                                                                              0B53 F0
                                                                                             MOVX @ DPTR,A
               ANL A,#1
0AE1 5401
                                                                                             INC DPTR
MOV R3,#18H
                                                                              0B54 A3
                LCALL LWRITE
                                 :WRITE THE BIT
0AE3 120D3A
                                                                              0B55 7B18
OAE6 EB
                MOV A,R3
                                                                              0B57 A806
                                                                                             MOV RO.R6
                RRC A
0AE7 13
                                                                                             LCALL RBYTE1
                                                                              0B59 120BCA
OAE8 FB
                MOV R3,A
                               :ROTATE 1 BIT
                                                                                             MOVX @ DPTR.A
                              DECREMENT ADDRESS COUNT
                                                                              085C F0
                DEC RO
OAE9 18
                                                                                             INC DPTR
                                                                              0B5D A3
                                WRITE ALL B BITS
                DJNZ R2,ISAE2
OAEA DAF4
                                                                                             MOV R3,#20H
                            DUMMY INCREMENT TO FIX DUNZ INSTRUCTION
                                                                              0B5E 7B20
                INC RO
DAEC 08
                                                                                             MOV RORG
                                                                              0B60 AB06
                DJNZ ROJSAE3
OAED DEEB
                                                                                             LCALL RBYTE1
                                                                              0B62 120BCA
                DJNZ R1,ISAE1
OAEF D9E7
                                                                                             MOVX @DPTR.A
                                 GO TO OPERATOR INPUT
                                                                              ORAS FO
                LJMP MLOOP
0AF1 020639
                                                                                                             :ALL 5 BYTES READ - LAST ONE IS IN A
                                                                                             MOV R1,#00
                                                                              ORAS 7900
       ; ISAF - READ ENTIRE MRAM AND DUMP TO SERIAL PORT
                                                                                             MOV R0,#08
                                                                              ORSS 7808
                                                                              086A 904000 BAD3: MOV DPTR,#4000H
0AF4 7940 ISAF: MOV R1,#40H
0AF6 7800 ISAF1: MOV R0,#00
                       R1,#40H
                                                                                             MOV R2,405
                                                                                                             ;BIT COUNT
                                                                              OR6D 7A05
                                  :SET UP TO RECEIVE 2048 BYTES
                                                                                              MOV R3,#00
                                                                              OBSE 7800
 0AF8 7A08 ISAF3: MOV R2,#8
                                 POTATE ALL 8 BITS
                                                                                              MOV A,R6
                                                                              0871 FF
               MOV R3,#00
 QAFA 7B00
                                                                                        BAD1: MOVX A, DPTR
                                    :READ MRAM LOCATION
                                                                              0872 E0
 OAFC 120D19 ISAF2: LCALL LREAD
                                                                                             ANL A,#1
ADD A,R3
                                                                                                            CHECK BIT 1
                                                                              0873 5401
                                                                              0B75 2B
 OAFF 5401
                ANL A,#1
                                                                                              MOV R3,A
                                                                              0876 FB
 0B01 C3
                CLR C
                                                                                              MOVX A, ODPTR
                                                                              0877 E0
                              :CARRY FLAG CONTAINS DATA
                RRC
                     A
 0B02 13
                                                                                              RRC A
                                                                              OR78 13
                     A.R3
 0B03 EB
                MOV
                                                                                              MOVX ODPTRA
                                                                              OB79 FO
 0B04 13
                RRC A
                                                                                              INC DPTR
                                                                              087A A3
                                ROTATE BIT INTO R3 REGISTER
                MOV R3.A
 0805 FB
                                                                                              DJNZ R2,BAD1
                                                                              0878 DAF5
                               DECREMENT ADDRESS COUNT
                DEC RO
 0806 18
                DJNZ R2,ISAF2
                                 READ ALL 8 BITS
 0807 DAF3
                                                                              The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 20
                                                                                                             06-18-92
                MOV A,R3
 ORGO EB
                                  :WRITE THE CHARACTER
                LCALL PUTCH
 0B0A 120CBE
                              DUMMY INCREMENT TO FIX DUNZ INSTRUCTION
                INC RO
 ARAD AR
                                                                              0B7D B80502
                                                                                              CJNE R3,#5,ISNO5
                DJNZ RO,ISAF3
 080E D8E8
                                                                              0880 618F
                                                                                              AJMP ISAA1
 0810 D0F4
                DJNZ R1,ISAF1
                                                                              0882 BB0402 ISNO5: CJNE R3,#4,ISNO4
                                 :GO TO OPERATOR INPUT
                LJMP MLOOP
 OR 12 020639
                                                                              0B85 618F
                                                                                              AJMP ISAA1
                                                                              0887 880302 ISNO4: CJNE R3,#3,ISNO3
                                                                              088A 618F
                                                                                              AJMP ISAA1
        ; ISAG - READ ADDRESS 01 TO 41 (40 BYTES WITH ERROR CORRECTION)
                                                                              088C C3
                                                                                        ISNO3: CLR C
                                                                              0B8D 6192
                                                                                              AJMP BAD2
 0815 904100 ISAG: MOV DPTR,#4100H
                                                                              OBSF 7401
                                                                                         ISAA1: MOV A,#1
                MOV A,#40
MOVX @DPTR,A
 OR18 7428
                                                                                         RRC A
BAD2: MOV A,R1
                                                                               0891 13
 OB1A FO
                                                                               0B92 E9
                 MOV RO,A
 OB1B F8
                                                                                              RRC A
MOV R1,A
                                                                               0B93 13
                 MOV A,#00
  0B1C 7400
                                                                                                              ;ROTATE BIT INTO R1
                                                                               0894 F9
 0B1E A3
                 INC DPTR
                                                                                              DJNZ RO.BAD3
                                                                               ORRES DRD3
                 MOVX ODPTR,A
  OB1F FO
                                                                                              MOV A,R1
                                                                               0B97 E9
  0820 904100 ISAG1: MOV DPTR,#4100H
                                                                                              I CALL PUTCH
                                                                               0B98 120CBE
                 MOV A,R0
MOVX @DPTR,A
  0B23 E8
```

0B24 F0

0B25 A3

INC DPTR

**0898 22** 

RET

```
OBF1 FC
                                                                                                MOV
                                                                                                     R4,A
                                                                                OBF2 C3
                                                                                                CLR
        ; WBYTE 1 ROUTINE
                                                                                OBF3 08
                                                                                                INC
                                                                                                     R0
 OBSC ADOD
            WBYTE1: MOV R5,R0
                                                                                OBF4 E9
                                                                                                MOV
                                                                                                     A,R1
 089E FC
                      R4,A
                MOV
                                                                                OBF5 3400
                                                                                                ADDC A.#0
 089F 7900
                 MOV
                       R1,#00
                                                                                OBF7 F9
                                                                                                MOV RIA
 OBA1 E8
                MOV
                       A,RO
                                                                                OBF8 DAEB
                                                                                                DJNZ R2.RBYLP
 OBA2 C3
                CLR
                      C
                                                                                OBFA EC
                                                                                                MOV A,R4
 OBA3 33
                RLC
                                                                                OBFB 22
 OBA4 FB
                MOV
                      RO.A
 OBAS E9
                MOV
                      A,R1
                                                                               The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 22
 ORA6 33
                RLC
                                                                                                               06-18-92
 OBA7 F9
                MOV
                      R1.A
 ORAS FR
                MOV
                      A.RO
 OBA9 33
                RLC
 OBAA F8
                MOV
                      RO.A
                                                                                       ;TEST 1-0 ROUTINE WRITE 1, READ , WRITE 0, READ
 OBAB E9
                MOV
                      A,R1
 OBAC 33
                RLC
                                                                               0BFC 904000 TEST10: MOV DPTR,#4000H
 OBAD F9
                MOV
                      R1.A
                                                                                               MOV R1,#040H
 OBAE E8
                MOV
                      A,RO
                                                                               0C01 7800
                                                                                          TT100: MOV R0,#00H
 OBAF 33
                RLC
                                                                               0003 7401
                                                                                          TT103: MOV A,#01
 0880 F8
                MOV
                      RO.A
                                                                               0C05 120D3A
                                                                                               LCALL LWRITE
 0BB1 E9
                MOV
                      A,R1
                                                                               0C08 120D19
                                                                                               LCALL LREAD
 0882 33
                RLC A
                              :RO.R1 CONTAIN BIT ADDRESS
                                                                               0C0B 30E011
                                                                                                JNB 0E0H,TT101
 0BB3 4B
                      A,R3
                               OR WITH UPPER ADDRES FOR BYTE # IN R3
                ORL
                                                                               0C0E 7400
                                                                                               MOV A,#00
 0BB4 F9
                MOV RIA
                                                                               0C10 120D3A
                                                                                               LCALL LWRITE
 0885 7A08
                MOV R2,#8
                                                                               OC13 120D19
                                                                                               LCALL LREAD
 0887 EC
           WBYLP: MOV A,R4
                                                                               0C16 20E006
                                                                                               JB 0E0H,TT101
 0888 5401
                ANL A,#1
                                                                               OC19 A3
                                                                                         TT102: INC DPTR
 0BBA 120CEE
                LCALL WRITE
                                                                               OC1A DRE7
                                                                                               DJNZ RO,TT103
 OBBD EC
                MOV A,R4
                                                                               0C1C D9E3
                                                                                               DJNZ R1.TT100
OBBE C3
                CLR
                      C
                                                                               0C1E 22
                                                                                               RET
OBBF 13
                RAC
                                                                                          TT101; MOV A.#01
                                                                               0C1F 7401
08C0 FC
                MOV
                      R4,A
                                                                                               MOVX ODPTRA
SJMP TT102
                                                                               0C21 F0
0BC1 C3
                                                                               OC22 80F5
The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 21
                                06-18-92
                                                                                      WALKING 1 - 0 TEST ROUTINE
                                                                               0C24 904000 WALK10: MOV DPTR,#4000H
OBC2 08
                INC RO
                                                                               0C27 7400
                                                                                               MOV A,#0
OBC3 E9
                MOV A.R1
                                                                               0C29 120CA8
                                                                                               LCALL FILL
                ADDC A,#0
OBC4 3400
                                                                               0C2C 7940
                                                                                               MOV R1,#040H
                MOV RIA
OBC6 F9
                                                                               0C2E 7800
                                                                                          W100: MOV R0,#00H
OBC7 DAEE
                DJNZ R2.WBYLP
                                                                               0C30 120D19 W101: LCALL LREAD
OBC9 22
                RET
                                                                               0C33 20E011
                                                                                               JB 0E0H,W102
                                                                               0036 7401
                                                                                               MOV A,#01
                                                                               0C38 120D3A
                                                                                               LCALL LWRITE
       : RBYTE 1 ROUTINE
                                                                               0C3B 120D19
                                                                                               LCALL LREAD
                                                                               0C3E 30E006
                                                                                               JNB 0E0H,W102
OBCA ADOO
           RBYTE1: MOV R5,R0
                                                                               0C41 A3
                                                                                        W103: INC DPTR
0BCC 7C00
                MOV P4,#00
                                                                               0C42 DBEC
                                                                                               DJNZ R0,W101
OBCE 7900
                MOV
                      R1.#00
                                                                               0C44 D9E8
                                                                                               DJNZ R1,W100
08D0 E8
                MOV
                     A.RO
                                                                                               SJMP
                                                                                                     W104
0BD1 33
                RLC
                                                                               0C46 22
                                                                                               RET
0BD2 F8
                MOV
                      RO,A
                                                                                          W102: MOV A,#1
MOVX @DPTR,A
                                                                               OC47 7401
08D3 E9
                MOV
                     A,R1
                                                                               0C49 F0
0BD4 33
                RLC
                                                                                               SJMP W103
                                                                               0C4A 80F5
0805 F9
                MOV
                     R1,A
08D6 E8
                MOV
                     A,RO
                                                                               0C4C 904000 W104: MOV DPTR,#4000H
0BD7 33
                RLC
                                                                               0C4F 7940 MOV R1,8040H
0C51 7800 W105: MOV R0,800H
08D8 F8
                MOV
                     RO,A
OBDO E9
                MOV
                     A,R1
                                                                               0C53 120D19 W107: LCALL LREAD
0BDA 33
                RLC
                                                                               0C56 30E007
                                                                                              JNB 0E0H.W106
0808 F9
                MOV
                      R1,A
                                                                               0C59 A3 W109: INC
                                                                                                     DPTR
OBDC E8
                MOV
                                                                               0C5A D8F7
                      A,RO
                                                                                              DJNZ R0,W107
0BDD 33
                RLC
                                                                               0C5C D9F3
                                                                                              DJNZ R1,W105
08DE F8
                MOV
                     RO,A
                                                                               0C5E 8005
                                                                                              SUMP W108
080F E9
                MOV
                     A,R1
                                                                               0C60 7401 W106: MOV A,#1
OBEO 33
                RLC
                     A
                             ;R0,R1 CONTAIN BIT ADDRESS
OBE1 4B
                ORL
                     A,R3
                              ;R3 CONTAINS UPPER ADDRESS BITS
                                                                              The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 23
OBE2 F9
                MOV
                     R1,A
                                                                                                              06-18-92
OBE3 7AOR
               MOV R2.#8
0BE5 120CCF RBYLP: LCALL READ
                                                                               0C62 F0
                                                                                              MOVX ODPTR,A
                                                                                              SJMP W109
OBE8 13
               RRC
                                                                               0C63 80F4
08E9 13
               RRC
                     A
                              ; BIT 7 OF A CONTAINS DATA BIT
OBEA 5480
                ANL
                     A,#80H
                                                                               0C65 904000 W108: MOV DPTR,#4000H
                                                                                              MOV A,#1
OBEC FB
               MOV
                    R3,A
                                                                               0C68 7401
OBED EC
               MOV
                     A,R4
                                                                               0C6A 120CA8
                                                                                              LCALL FILL
OBEE C3
               CLR
                     C
                                                                               0C6D 7940
                                                                                              MOV R1,#040H
```

**OBFO 4B** 

ORL A.R3

0C6F 7800 W100A: MOV R0,#00H

**OBEF 13** 

RAC

```
NOF
                                                                             OCDB 00
0C71 120D19 W101A: LCALL LREAD
                                                                                             NOP
                                                                             0CDC 00
              JNB 0E0H,W102A
MOV A,M0
0C74 30E012
                                                                                             NOP
                                                                             OCDD 00
0C77 7400
                                                                                             NOP
                                                                             OCDE 00
               LCALL LWRITE
0C79 120D3A
                                                                                                TO,RD1A
                                                                                             JB
                                                                             OCDF 208406
               LCALL LREAD
0C7C 120D19
                                                                                             MOV
                                                                                                   A,#0
                                                                             DCE2 7400
               JB 0E0H,W102A
0C7F 20E007
                                                                             0CE4 43A0C0
                                                                                                  P2,#0C0H
                                                                                             ORL
0C82 A3 W103A: INC DPTR
                                                                                             RET
                                                                             OCE7 22
               DJNZ RO,W101A
0C83 D8EC
                                                                                       RD1A: MOV A,#1
                                                                             OCE8 7401
               DJNZ R1,W100A
OCAS DOES
                                                                                             ORL P2,#0C0H
                                                                             OCEA 43A0C0
               SJMP W104A
OC87 8005
                                                                             OCED 22
          W102A: MOV A,#1
OC89 7401
               MOVX @DPTRA
OCAR FO
                SJMP W103A
                                                                                     WRITE MRAM LOCATION SUBROUTINE
0C8C 80F4
                                                                                     ;RO CONTAINS LOWER 8 BITS OF ADDRESS
0C8E 904000 W104A: MOV DPTR,#4000H
                                                                                     R1 CONTAINS UPPER 6 BITS OF ADDRESS
               MOV R1,#040H
0091 7940
                                                                                     DATA IS IN DECH
0C93 7800 W105A: MOV R0,#00H
0C95 120D19 W107A: LCALL LREAD
                                                                              OCEE 20E014 WRITE: JB 0E0H,W1
              JB 0E0H,W106A
0C98 20E007
                                                                                             ANL P1,#OFBH
                                                                              OCF1 5390FB
OC98 A3 W109A: INC DPTR
                                                                              OCF4 E8
                                                                                             MOV A,RO
               DJNZ RO,W107A
0C9C D8F7
                                                                                              MOV
                                                                                                   PO,A
                                                                              OCF5 F580
                DUNZ RI,W105A
SUMP W108A
OCSE DSF3
                                                                                              MOV
                                                                                                   A,R1
                                                                              OCE7 ES
OCAO 8005
                                                                              The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 25
           W106A: MOV A,#1
OCA2 7401
                MOVX ODPTRA
                                                                                                             06-18-92
 OCA4 FO
                SJMP W109A
 DCAS 80F4
OCA7 22 W108A: RET
                                                                                              ANL A,#OBFH
                                                                              OCF8 54BF
                                                                                                   A.#OBOH
                                                                              OCFA 4480
                                                                                              ORL
                                                                                                    P2.A
                                                                              OCFC F5A0
                                                                                              MOV
        :FILL RAM ROUTINE
                                                                                                   P2,#7FH
                                                                              OCFE 53A07F
                                                                                              ANL
                                                                                                    P2.#080H
                                                                              0D01 43A080
                                                                                              OBL
        FILL:
                                                                              0D04 22
                                                                                              RET
                MOV
                        R4,A
                                                                               0D05 439004 W1: ORL P1,#04H
 OCAS FC
                MOV R1,#040H
 OCA9 7940
                                                                                              MOV A.RO
                                                                               0D08 E8
 0CAB 7800
           FILLO: MOV RO,#00H
                                                                                                    PO,A
                                                                               0009 F580
                                                                                              MOV
            FILL1: MOV
 OCAD EC
                        A,R4
                                                                                              MOV
                                                                                                    A.R1
                                                                               0D0B E9
 OCAE 120D3A
                LCALL LWRITE
                                                                                                    A,#OBFH
                                                                                              ANL
                                                                               000C 54BF
                 DJNZ RO,FILL1
 OCB1 D8FA
                                                                                                    A,#080H
                                                                                              ORL
                                                                               0D0E 4480
                 DJNZ R1,FILLO
 0CB3 D9F6
                                                                                                    P2,A
                                                                               0D10 F5A0
                                                                                              MOV
                 RET
 OCB5 22
                                                                                              ANL P2,#7FH
                                                                               0D12 53A07F
                                                                                                    P2,#080H
                                                                                              ORL
                                                                               0D15 43A080
                                                                               0D18 22
                                                                                              RET
        GETCH SUBROUTINE
 0CB6 3098FD GETCH: JNB RI,GETCH
                                        ;wait for a keyboard response
                                                                                      LREAD MRAM LOCATION SUBROUTINE
                                                                                      :RO CONTAINS LOWER 8 BITS OF ADDRESS + 1
                 CLR RI
                                                                                      :R1 CONTAINS UPPER 6 BITS OF ADDRESS + 1
 The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 24
                                                                                      DATA IS RETURNED IN A
                                06-18-92
                                                                                      LREAD:
                                                                                                     A,RO
                                                                                               MOV
                                                                               0019 EB
                                  ;read the serial buffer
                 MOV A,SBUF
 0CBB E599
                                                                                               DEC
                                                                               0014 14
  OCBD 22
                 RET
                                                                               001B F580
                                                                                               MOV
                                                                                                     PO,A
                                                                               0D1D E9
                                                                                               MOV
                                                                                                     A,R1
                                                                                               DEC
                                                                                                     A
                                                                                001E 14
         PUTCH SUBROUTINE
                                                                                               ORL
                                                                                                     A,#0C0H
                                                                                0D1F 44C0
                                                                                               MOV
                                                                                                     P2,A
                                                                                0D21 F5A0
  OCBE C299 PUTCH: CLR TI
                                                                                               ANL
                                                                                                    P2,#7FH
                                                                                0D23 53A07F
                                                                                               NOP
                                                                                0026 00
  OCCO F509 XF1: MOV SBUF,A
                                                                                               NOP
                                                                                0027 00
                                   ; WAIT FOR BUFFER TO CLEAR
  OCC2 3099FD XF2: JNB TI,XF2
                                                                                0D28 00
                                                                                                NOP
                 CLR TI
                              ; CLR FLAG
  OCC5 C299
                                                                                0029 00
                                                                                                NOP
                 RET
  OCC7 22
                                                                                               NOP
                                                                                002A 00
                                                                                0D2B 20B406
                                                                                                JB TO,LRA1
         GETECHO SUBROUTINE - GET AND ECHO CHARACTER
                                                                                               MOV A,#0
ORL P2,#0C0H
                                                                                0D2E 7400
                                                                                0D30 43A0C0
         GETECHO:
                                                                                OD33 22
                                                                                               RET
  OCC8 120CB6
                 LCALL GETCH
                                                                                           LRA1: MOV A,#1
                                                                                0D34 7401
  OCCB 120CBE
                  LCALL PUTCH
                                                                                               ORL P2,#0C0H
                                                                                0D36 43A0C0
                  RET
  0CCE 22
                                                                                                RET
                                                                                0D39 22
          READ MRAM LOCATION SUBROUTINE
          :RO CONTAINS LOWER 8 BITS OF ADDRESS
                                                                                       LWRITE MRAM LOCATION SUBROUTINE
          R1 CONTAINS UPPER 6 BITS OF ADDRESS
                                                                                        :RO CONTAINS LOWER 8 BITS OF ADDRESS + 1
          ;DATA IS RETURNED IN A
                                                                                        :R1 CONTAINS UPPER 6 BITS OF ADDRESS + 1
                                                                                        :DATA IS IN OFOH
             READ: MOV A,RO
   OCCF E8
   0CD0 F580
                  MOV PO,A
                                                                                003A 20E016 LWRITE: JB 0E0H,LW1
                  MOV A.R1
                                                                                                ANL P1,#0FBH
MOV A,R0
   OCD2 E9
                                                                                0D3D 5390FB
                  ORL A,#0C0H
   OCD3 44C0
                                                                                 0040 F8
                  MOV P2.A
   0CD5 F5A0
                                                                                                DEC A
                                                                                0D41 14
                  ANL P2,#7FH
   OCD7 53A07F
```

OCDA 00

NOP

```
06-18-92
                                                                                               SWAP A
                                                                               0D84 C4
                                                                                       EXECUTE THE SHIFTING FUNCTION 4 TIMES
                                                                               00B5 7B04
                                                                                               MOV R3,#04H
  0D42 F580
                  MOV PO,A
                                                                               0087 53A0FB SHFT1: ANL P2,#0FBH
                                                                                                                   ;SET CLK TO LOW
  0044 E9
                  MOV
                       A,R1
                                                                               0DBA 33
                                                                                               RLC A
                                                                                                            POTATE A RIGHT THROUGH THE CARRY
  0D45 14
                  DEC A
                                                                                              JC SHFT11
ANL P2,10FEH
                                                                               0DBB 4005
  ODJAK KARE
                  ANL A,#OBFH
                                                                               0D8D 53A0FE
                                                                                                                ;SET DATA TO A 0
  0048 4480
                  ORL
                       A,#080H
                                                                                               SJMP SHFT10
                                                                               ODC0 8003
  004A FSA0
                 MOV P2,A
                                                                               0DC2 43A001 SHFT11: ORL P2,#01H
0DC5 43A004 SHFT10: ORL P2,#04H
                                                                                                                   ;SET DATA TO A 1
  ODAC STANZE
                 ANL P2,87FH
                                                                                                                   RISING EDGE OF CLK SHIFTS IN DATA
  0D4F 43A080
                 ORL
                       P2.#080H
                                                                               OCCS DBED
                                                                                              DUNZ R3,SHFT1 ;DO IT 4 TIMES
  0D52 22
                 RET
  0D63 439004 LW1: ORL P1,#04H
                                                                               ODCA 08
                                                                                              INC RO
  ODS6 FA
                 MOV A,RO
                                                                               ODCB D9E3
                                                                                              DJNZ R1,SHFTDO
  0D57 14
                 DEC A
                                                                               0DCD 43A007
                                                                                              ORL P2.007H
                                                                                                               BRING ALL CLK, DAT, LAT HIGH
  0058 F580
                       PO,A
                 MOV
                                                                               0000 53A0FD
                                                                                              ANL P2.#0FDH
                                                                                                               ;BRING LAT LOW
  ODSA E9
                 MOV
                      A,R1
                                                                               00D3 43A007
                                                                                              ORL
                                                                                                   P2.#07H
                                                                                                               BRING LAT HIGH
  005B 14
                 DEC A
                                                                               0DD6 75A0FF
                                                                                              MOV
                                                                                                   P2.#0FFH
                                                                                                                :END THE CYCLE
  005C 54BF
                 ANL
                       A.#OBFH
                                                                               0DD9 22
                                                                                              RET
  0D6E 4480
                       A,#080H
                 ORL
  0D60 F5A0
                 MOV
                       P2,A
  0062 53A07F
                 ANL
                      P2,#7FH
                                                                                      ;XVERT SUBROUTINE - CONVERTS ASCII HEX TO BINARY
  0D65 43A060
                 ORL
                       P2.#080H
  0D68 22
                 RET
                                                                              000A B44102 XVERT: CJNE A,#'A',SHA
                                                                              0DDD 801E
                                                                                              SJMP SHL1
                                                                              ODDF B44202 SHA: CJNE A,#B',SHB
                                                                              0DE2 8019
                                                                                             SJMP SHL1
        ACTIVATE SHIFT REGISTER ROUTINE
                                                                              ODE4 B44302 SHB: CJNE A,#'C',SHC
                                                                              ODE7 8014
                                                                                              SJMP SHL1
 0D69 759003 ACTIV: MOV P1.#3
                                   ;BRING LOWPOW AND TEST HIGH
                                                                              ODE9 B44402 SHC: CJNE A,#'D',SHD
                MOV P1,#1
 0D6C 759001
                                ;LEAVE TEST HIGH
                                                                                             SJMP SHL1
                                                                              ODEC AGOE
 0D6F 120D79
                LCALL DELAY!
                                                                              ODEE 844502 SHD: CJNE A,#E',SHE
 0D72 759000
                MOV P1,#0
                                                                              0DF1 800A
                                                                                             SJMP SHI 1
 0D75 120D9D
                LCALL SHIFT
                                                                              0DF3 B44602 SHE: CJNE A,#'F',SHF
 OD78 22
                 RET
                                                                              The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 28
                                                                                                             06-18-92
        : DELAY ROUTINE
                                                                              00F6 8005
                                                                                             SJMP SHL1
 0D79 7C0A DELAY1: MOV R4,#10
                                                                              ODF8 C3
                                                                                        SHF: CLR C
 0D7B 7B00 DL1: MOV R3,#00
                                                                              0DF9 9430
                                                                                             SUBB
                                                                                                   A.#O
                                                                                                             IS A NUMBER
 007D FB
           DL2: MOV A,R3
                                                                              ODFB 8005
                                                                                             SJMP
                                                                                                   SHG
 007E EB
                MOV A,R3
                                                                              ODFD C3
                                                                                        SHL1: CLR
                                                                                                   С
 007F DRFC
                DJNZ R3,DL2
                                                                              ODFE 9441
                                                                                             SUBB
                                                                                                   A#A
                                                                                                             IS A LETTER
 0081 DCF8
                DJNZ R4,DL1
                                                                              0E00 240A
                                                                                             ADD A,#OAH
 0083 22
                RET
                                                                                      SHG: AET
                                                                              0E02 22
                                                                                                           A CONTAINS THE NEXT 4 BITS IN LSB'S
       DE-ACTIVATE SHIFT REGISTER ROUTINE
                                                                                    ;RVERT SUBROUTINE - CONVERTS BINARY TO ASCH HEX
 0084 759002 DACTIV: MOV P1,#2
                                   BRING LOWPOW AND TEST HIGH
 0D87 759000
                MOV P1.#0
                               LEAVE TEST HIGH.
                                                                             0E03 F5F0 RVERT: MOV B,A
       ; TRANSMIT 24 'W' S TO CONSOLE TO GIVE A 50ms Delay
                                                                             0E05 540F
                                                                                             ANL A,#OFH
 0D8A A818
                MOV R0.24
                                                                             0E07 120E15
                                                                                             LCALL RVERT1
 008C 7477
           DACTI: MOV A,#W
                                                                             OEOA FR
                                                                                             MOV RO,A
 0D8E C299
                CLR TI
                                                                             OFOR ESEO
                                                                                             MOV
                                                                                                  A,B
 0090 F599
                MOV SBUF.A
                                                                             0E0D C4
                                                                                             SWAP A
                                                                             0E0E 540F
                                                                                             ANL A,#0FH
The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 27
                                                                             0E10 120E15
                                                                                            LCALL RVERT1
                              06-18-92
                                                                             0E13 F9
                                                                                            MOV R1,A
                                                                             0E14 22
                                                                                             RET
0092 3099FD DXF2: JNB TI,DXF2
                                  ; WAIT FOR BUFFER TO CLEAR
                                                                             0E15 B40A02 RVERT1: CJNE A,#0AH,RHA
               CLR TI ;
DJNZ RO,DACTI
0D95 C299
                            CLR FLAG
                                                                             0E18 801D
                                                                                            SJMP RHL1
0D97 D8F3
                                                                             0E1A 840802 RHA: CJNE A,#08H,RHB
0D99 759000
               MOV
                    P1,#0
                                                                             0E1D 8018
                                                                                            SJMP RHL1
0D9C 22
                                                                             0E1F B40C02 RHB: CJNE A,#0CH,RHC
                                                                             0E22 8013
                                                                                            SJMP RHL1
                                                                             0E24 B40D02 RHC: CJNE A,#0DH,RHD
       PROGRAM SHIFT REGISTER ROUTINE
                                                                             0E27 800E
                                                                                            SJMP RHL1
       DATA IS IN HEX FORMAT AT LOCATIONS 20H TO 33H
                                                                             0E29 840E02 RHD: CJNE A,#0EH,RHE
                                                                                            SJMP RHL1
                                                                             0E2C 8009
0090 758037 SHIFT: MOV PO,#37H
                                                                             0E2E B40F02 RHE: CJNE A,#0FH,RHF
DOAD 7540DE
              MOV P2,#0DFH
                                 ;SET UP ADDRESS BUS
                                                                                            SJMP RHL1
                                                                             0E31 8004
0DA3 439001
               ORL P1#1 ;MAKE TEST HIGH
                                                                             0E33 2430
                                                                                       RHF: ADD A,#"0"
                                                                                                            IS A NUMBER
0DA6 53A07F
               ANL P2,#7FH
                               :CE GOES LOW
                                                                             0E35 8004
                                                                                            SJMP RHG
0DA9 5300FF
               ANL P1,#0FEH
                               :TEST GOES LOW
                                                                             0E37 2441
                                                                                       RHL1: ADD A,#'A'
                                                                                                            :IS A LETTER
                                                                             0E39 940A
                                                                                            SUBB A,#OAH
       ; START THE SHIFTING PROCESS
                                                                             0E3B 22
                                                                                     RHG: RET
                                                                                                         A CONTAINS THE NEXT 4 BITS IN LSB'S
0DAC 7913
               MOV R1,#19 ;19 HEX DIGITS
               MOV RO,#20H
ODAE 7820
                                ;R2 IS POINTER TO HEX DIGIT
                                                                                   ;CRLF SUBROUTINE - SENDS CARRIDGE RETURN LINEFEED
0080 E6 SHFTDO: MOV A, GRO
                                  A CONTAINS ASCII DIGIT
```

0DB1 120DDA

LCALL XVERT

CONVERT TO BINARY

The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 26

				1.0000	
CRLF:				ISA7L 0920 ISA8L 0993	
0E3C C0E0	PUSH	ACC		ISA9L 09C5	
0E3E 740D	MOV	A,#ODH	:SEND CARRAGE RETURN	ISAA L 0A27	
0E40 120CBE	LCALL	PUTCH	;ECHO CHARACTER	ISAA1L 088F	:
0E43 740A	MOV	A,#OAH	;SEND LINE FEED	ISABL QA4B	
0E45 120CBE	LCALL	PUTCH	ECHO CHARACTER	ISACL QA6D	, 1
0E48 D0E0	POP	ACC		ISADL QABS	
0E4A 22	RET			ISAEL OADE	
;				ISAE1LOAD	
;SPACE	SUBROUT	INE - SENDS SPACE		ISAE2L OAE	
				ISAE3L OAD	
				ISAF L 0AF4	
The Cybernetic Mi	icro System	BOS1 Family Asseme	oler, Version 3.04 Page 29	ISAF1 L 0AF	
		06-18 <del>-9</del> 2		ISAF2 L 0AF	
				ISAF3L 0AF	
				ISAGL 081	5
PUTSP/			:SEND SPACE	ISAG1 L 0B2	
0E4B 7420	MOV	A,#SPACE	SEND OFACE	ISNO3 L 088	IC .
0E4D 120CBE	LCALL	PUTCH		(SNO4 L 088	37
0E50 22	RET			ISNO5 L 084	12
;		ng to serial xmitter		LF1000A	
;	· Send a sun	A 10 selier viller		LRA1L 0D3	
	AT.			LREAD L 00	
SEND_		e con	SAVE THE DATA POINTER	LW1L 0D5	3
0E51 8583F0	MOV	B,DPH A,DPL	personal control of the control of t		ann E A
0E54 E582	MOV POP	DPH	LOAD DPTR WITH FIRST CHARACTER	The Cybernetic Micro System	ns 8051 Family Assembler, Version 3.04 Page 31
0E56 D083	POP	DPL	•		06-18-92
0E58 D082	PUSH	B			
0E5A C0F0	PUSH	ACC	SAVE DATA POINTER REGISTERS		~~
0E5C C0E0 0E5E E4	CLR	A	ZERO OFFSET	LWRITE L 00	
0E5F 93	MOVC	A, OA+DPTR	FETCH FIRST CHARACTER OF STRING	MLOOP	
SEND_		.,	•	MLOOP1L0	
0E60 120CBE	LCALL	PUTCH	;SEND IT	NO1 L 064	
0E63 A3	INC	DPTR	BUMP THE POINTER	NO2 L 064 NO3 L 085	
0E64 E4	CLR	A		NO4 L 065	
0E65 93	MOVC	A, OA+DPTR	GET THE NEXT CHARACTER TO SEND	NO5 L 065	
0E66 B41BF7	CJNE	A,#ESC,SEND_IT	LOOP UNTIL ESC IS FOUND	NO6 L 066	
0E89 8583F0	MOV	B,DPH	;SAVE RETURN ADDRESS	NO7 L 066	
0E6C E582	MOV	A,DPL	DISTER	NO8 L 066	
0E6E D082	POP	DPL	RESTORE DATA POINTER REGISTER	NO9 L 067	
0E70 D083	POP	DPH	A THE PERSON APPRECE	NOA L 06	
0E72 C0E0	PUSH	ACC	;SAVE RETURN ADDRESS	NOB L 060	81
0E74 C0F0	PUSH	В		NOC L 06	
0E76 7401	MOV	A,#1	RETURN TO CODE AFTER ESC	NOD L 06	8D
0E78 22	RET		HETONIA TO GODE TO TELL TO	NOE L 06	93
			•••	NOF L 06	
				NOG L 06	
				PUTCH L 0	CBE
				PUTSPACE	
0000	END S	TART		R10 1 000	
0030	END C	,,,,,,,,		R11 1 000	
The Cohernatio	Micro Syste	me 8051 Family Asset	mbler, Version 3.04 Page 30	R12	
The Cybernetic	Macio Cysic	06-18-9	2	R13	IC VO
:%T Symbol N	leme	Type Value		R14	
,,,,, 0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•••			R15	VC
ACTIV	L O	D69		R17	
BAD1	L OI	B72		R1_ERR	REF1
BAD2	L0	B <b>9</b> 2		R2 ERR	3FF2
BAD3				R3_ERR	
CR	1 000	Ю		R4_ERR	3FF4
CRLF				RBYLPL(	0BE5
DACT1				RBYTE1L	
DACTIV				RD1AL0	
DELAY1				RDRBY L	0837
DL1				READ	
DL2				RHA	
DXF2				RHBL0	
ESC				RHC L 0	
FILL				RHD	
FILLO				RHE L 0	E2E
FILL1				RHF	E33
FLAG				RHG L 0	
GETCH				RHL1L0	
GETECHO		0068		RVERTL	
ISA1	LO	6A1		RVERT1L	
ISA1		6D6		SA60L0	
ISA3				SA61L0 SA611L	07RF
ISA31	LC	70F		SA611LC	
ISA4	L0	71B		SA62L	
ISA5	L0	720		SA623L	0634
ISA6				3A023	==1
				2 - 17	

```
8A63..... L 0846
```

# The Cybernetic Micro Systems 8051 Family Assembler, Version 3.04 Page 32 06-18-92

SA64L 0644
SA70L 0951
SA71 L 0968
SA72 L 0963
SA73L 0969
SA80 L 0998
SA81L 09A6
8A82 L 099A
8A83L 099E
8A90L 09E5
8A91L 09E7
8A92L 09ED
SA93L 09FD
8A94L 09FB
SEND U 0000
SEND_IT L 0E60
SEND_ST L 0E61
SHAL000F
SHB L 00E4
SHC L 0DE9
SHD L 0DEE
SHE L 0DF3
SHF L 00F8
SHFT1 L 0087
SHFT10L 00C5
SHFT11L 0DC2
SHFTDO L 0080
SHG L 0E02
SHIFTL 0090
SHL1 L 00FD
SKIPALL L 0068
SPACE 1 0020
START L 0030
TEST10LOBFC
TT100 L 0C01
TT101 L 0C1F
TT102 L 0C19
TT103 L 0C03
W1L 0005
W100L 0C2E
W100A L 0C6F
W101L 0C30
W101A L 0C71
W102L 0C47
W102A L 0C89
W103 L 0C41
W103A L 0C82
W104L 0C4C
W104A L 0C8E
W105L 0C51
W105A L 0C93
W106L 0C60
W106A L 0CA2
W107L 0C53
W107A L 0C95

# The Cybernetic Micro Systems 8061 Family Assembler, Version 3,04 Page 33 06-18-92

W108	L 0C65
W108A	L 0CA7
W109	L 0C59
W109A	L 0C9B
WALK10	L 0C24
WBYLP	L 08B7
WBYTE1	L 0B9C
WLOOP	L 005A
WRITE	L OCEE
XF1	L 0CC0
XF2	L 0CC2
XVERT	L 0DDA

;%Z

00 Errors (0000)

# **SECTION 3**

# WAFER BUS DESIGN

#### 3.1 Introduction

The wafer bus design was essentially complete as of the end of the third quarter of this program.

Changes were made to the 16K chip's internal signals which did not affect the chip size as explained in detail in the fourth quarter report. As a result, no additions were required to the die area and the wafer bus design remained as is.

NVE plans to wait for Honeywell SSEC to produce some wafers with good 16K parts before ordering the manufacture of the wafer bus masks. Honeywell had planned to have 16K wafers with the new timing sequence through their process line by the end of August. However, due to process problems, this did not occur. The current plan is to have parts by the ends of November. At this time, NVE will procure and test some of these wafers, and upon verifying proper operation of the parts, will order the wafer bus masks.

**SECTION 4** 

**TEST CHIP** 

#### 4.1 Introduction

NVE decided early on in this program that a test chip incorporating the MRAM bit required by the 1 Meg design would be desirable. Having a working GMR bit with the dimensions required by the 1 Meg would allow electrical specifications and tolerances to be finalized with confidence; in addition, any processing issues affecting the layout of the design would become apparent and could be addressed.


This test chip was designed and laid out during the fifth quarter. NVE has had the masks manufactured, and the first batch of test chips is currently in processing at NVE's lab. During the sixth quarter, NVE plans to test the chips and make whatever design and process modifications are required in order to produce a working bit using GMR materials.

### 4.2 Test Chip Design


The test chip was designed to incorporate a wide variety of bit configurations, in order to fully characterize an MRAM bit manufactured with GMR materials. Some bits were designed as near duplicates of the ones used by NVE on the 16K MRAM chip, some were designed to be exactly or almost exactly the size required by the 1 Meg bit specification, and some were designed to test the fundamental limits of the materials by being very small. NVE also included some bits that do not have a taper at either end. The taper is normally included to trap magnetic domain walls and prevent them from travelling to the next bit on the string and upsetting it. The bits with no taper could be designed because the GMR material in these bits is not connected together along the bit string; thus the magnetic domains cannot leave the bit. If these particular bits work as designed, they would lead to a large increase in array density, because the taper used on all bits up to this point is a fundamental limit to the density of the array.

The chip also incorporates various testing structures for checking contact and GMR material resistance, mask alignment, metal structure integrity, etc. The following pages contain plots of the entire chip and all the MRAM arrays found on it.


The plot below shows the entire test chip. Material test structures occupy the extreme right and left sides of the chip, as well as the bottom row. The fifteen blocks with bonding pads are the test arrays of different MRAM bits.




The plot below is a closer look at one of the MRAM test arrays. The dense area in the middle is the array of bits. The I/O pads(for bonding or probing) are clearly visible at the periphery of the array. The pad arrangement matches a standard probe card NVE uses to test die. The dark area around the array is essentially a "street" within the die, where all deposited layers have been stripped away. The die can be cut along these streets, so that individual test arrays can be cut out of the die and packaged for easier handling and testing.




The plot below is a close up of one of the three different MRAM bit arrays designed on this test chip. The sense lines run vertically, and the word lines run horizontally. The MRAM bits shown here are all very similar or the same as the one specified for the 1 Meg. There are nine different bits in this array, and eight copies of each. The dimensions varied in these bits are the length of the taper and the overall length of the bit.



The plot below shows another of the MRAM bit arrays. This array features bits that are the same style as the one specified for the 1 Meg, but the sizes are considerably smaller. The features varied in this array are the neck size, taper length, and overall bit length.



The plot below shows the last of the three MRAM bit arrays. The bits on the left side of this array are very small tapered bits. The bits on the right side of the array are variations on the bit used by NVE in the 16K MRAM. The bits in the very center column are experimental non-tapered bits.



#### 4.3 Processing

A new manufacturing process was developed for use on this test chip. In working closely with Honeywell SSEC on the 16K MRAM chip, NVE has found that the existing process produces a high failure rate of the contacts to the surrounding circuitry. NVE's new process avoids this problem, and in addition allows the use of more industry standard processing steps.

In the existing process, the magnetic sandwich which forms the bit is deposited on the wafer; next, a much thicker layer of Metal-1 is deposited on top of this sandwich. Where a bit is desired, this Metal-1 is etched away, leaving only the magnetic sandwich; the remaining Metal-1 forms a shorting bar, or contact, between the bit and the next bit on the sense line. In the new process, the magnetic sandwich is deposited, and then covered with a passivation layer. This layer is then opened up over the ends of the bits, exposing the magnetic sandwich. Metal-1 is then deposited over these openings, making contact to the magnetic layer. The new process results in less of a step for the contact to the surrounding circuitry, allowing higher yield.

This new process is currently being used in the manufacture of the first lot of test chips. NVE will have more information available about the feasibility of this process as the test chips are produced.

#### 4.4 Conclusion

By the middle of the sixth quarter, NVE hopes to have working GMR bits demonstrated on the test chip, complete with electrical parameter and processing parameter standards. With this information final simulations of the 1 Meg circuitry can be performed, and any modifications required can be made. Also, NVE's new process can be evaluated with an eye towards production of the 1 Meg chip.

This page intentionally blank

# **SECTION 5**

# 1 MEGABIT STATUS REPORT

#### 5.1 Introduction

The fifth quarter of this program resulted in a great deal of progress in the design of the memory array, sense amplifier, and drive electronics. Several different sense amplifier designs were evaluated and the best one for this task was selected. Some of the criteria used in its selection were simplicity, wide bandwidth, insensitivity to wide power supply variations, stability, impact on the overall chip size, SNR, noise rejection, and scale ability to 3 volts. Once the sense amplifier was selected and designed, the inner section or segment of the array was laid out. Several innovations have occurred during this design which have resulted in chip size reduction and noise reduction. The concept of using an unselected sense line for a reference during a read instead of extra dummy sense lines has resulted in a chip area savings. Crossing sense select lines half way up the array column with adjacent columns has resulted in transforming the word line to sense line coupling from a differential sense noise signal to a common mode sense noise signal at one half the amplitude. This has resulted in an increase in speed since it is not necessary to wait for the noise to settle.


With the design improvements described above, it was possible to lay out the system timing. It was determined that the read cycle would take 250 nanoseconds and the write cycle would be 100 nanoseconds. One of the areas of concern is the accurate representation of the parasitic effects of unselected sense lines during simulations. This concern has been addressed and has resulted in a very accurate model of these parasitic effects which can be used in simulations of the drive and sense circuitry. This model includes all coupling and stray capacitances as well as element and interconnected resistances.

The memory array, drivers, decoders, sense preamplifier, and buffers along with the sense and word drivers have been designed and laid out. The initial design of the chip is two thirds complete, and LVS checks have been initiated.

# 5.2 Parasitic Equivalent of Unused Sense Lines in the 1 Megabit Array

The operation of the memory array in each segment of NVE's 1 megabit memory chip is influenced to a large extent by the parasitic load of unused sense lines. When a sense line is turned on in a given segment of the array, the parasitic resistances and capacitances of the sense lines which are not selected affects the rise time, or settling time of the array. Each current "driver" supplies sense line current to one sense line which is turned on and 128 which are turned off. The purpose of this investigation was to determine a worst case loading for a given current driver.


The 1 megabit memory array was laid out by NVE to be as dense as possible. It uses buried gate transistors as switches to turn sense lines on and off. A section of the memory array is shown below; a current path through one of the sense lines is drawn on the array:




Note that when the two poly lines on either side of the bit string contact are driven to the supply voltage, two n-channel transistors are turned on in parallel to allow the sense line current to flow through the sense line and out the bottom drive rail(the metal-1 line on the left was arbitrarily picked as the top drive rail, and the metal-1 line on the right is the bottom drive rail). The parasitics seen by each driver are the result of the current charging the capacitors in the unused sense lines through the unused sense line resistances.

These parasitics must be modeled in two current directions, because operation of the chip requires sense line current in the forward direction(top drive rail to bottom drive rail) and the reverse direction(bottom drive rail to top drive rail) during a read operation. Since the array is not symmetrical left to right, the parasitics seen by the drivers will differ depending on the current direction.

An electrical model of an individual bit was developed which took into account all the parasitic resistances and capacitances. This model was developed using worst case parameters and guidelines from the ATMEL 0.8 micron CMOS process, which NVE will use to manufacture the 1 megabit chip. This bit model was then used to form an eight bit sense line, and the peripheral resistances and capacitances needed to complete one parasitic sense line were added to the eight bits to complete the model. The schematics for the bit and the sense line are shown on the following pages.





These schematics were then transferred into HSPICE decks for electrical analysis. The approach taken was to run a voltage source into one end of the parasitic sense line, and observe the behavior of the current. An identical voltage source was used to power a simple RC combination at the same time. The values of the resistor and the capacitor in the RC combination were varied until the behavior of the current through the parasitic sense line and the RC combination was as close to identical as possible.

The HSPICE decks used for the simulations in the forward and reverse current directions are shown below:

SENSE LINE CAPACITANCE HSPICE SIMULATION - FORWARD SL CURRENT VDD VDD GND DC 5 VSS VSS GND DC 0

VTOP TOP GND PWL(0N 0 10N 0 11N 2.2 30N 2.2) VBOT BOT GND DC 0

VCHARGE CHARGE GND PWL(0N 0 10N 0 11N 2.2 30N 2.2) RCHARGE CHARGE CAPV REQ CCAP CAPV GND CEQ

.PARAM CEQ=.105P REQ=610 .TEMP 25

.INCLUDE 'C:\NVE\1MEG\SPI\_SCH\SL\_CAP.SPI'
.INCLUDE 'C:\NVE\1MEG\SPICE\ATMEL-8.NPR'

.TRAN 1N 30N \*SWEEP CEQ .106P .103P .001P

.OPTIONS RELTOL=.0003 LVLTIM=2 CHGTOL=1E-15 POST=1 SCALE=1U

END

SENSE LINE CAPACITANCE HSPICE SIMULATION - REVERSE SL CURRENT VDD VDD GND DC 5 VSS VSS GND DC 0

VBOT BOT GND PWL(0N 0 10N 0 11N 2.2 30N 2.2) VTOP TOP GND DC 0

VCHARGE CHARGE GND PWL(0N 0 10N 0 11N 2.2 30N 2.2)

RCHARGE CHARGE CAPV REQ CCAP CAPV GND CEQ

.PARAM CEQ=.097P REQ=43 .TEMP 25

.INCLUDE 'C:\NVE\1MEG\SPI\_SCH\SL\_CAP.SPI' .INCLUDE 'C:\NVE\1MEG\SPICE\ATMEL-8.NPR'

TRAN 1N 30N \*SWEEP REQ 55 35 5

.OPTIONS RELTOL=.0003 LVLTIM=2 CHGTOL=1E-15 POST=1 SCALE=1U

END

Plots of the current through the parasitic array and the RC combination, in both current directions, are shown at the end of this section.

The final values for the equivalent resistance and capacitance of one sense line for both current directions, as can be seen in the decks, are:

Forward Sense Line Current:

Equivalent Resistance = 610 Ohms

Equivalent Capacitance = .105 pF

Reverse Sense Line Current:

Equivalent Resistance = 43 Ohms

Equivalent Capacitance = .097 pF

Each driver sees 128 of these equivalent RC loads in parallel when it tries to drive a sense line, so the total parasitic load is equal to the parallel combination of 128 of these elements. These total loads are as follows:

Forward Sense Line Current:

Equivalent Resistance = 4.77 Ohms


Equivalent Capacitance = 13.44 pF


Reverse Sense Line Current:

Equivalent Resistance = .336 Ohms

Equivalent Capacitance = 12.42 pF

These values will be used for all electrical simulations involving the sense line driver circuitry, and also for simulations which quantify the word line coupling effect.






#### 5.3 MRAM Bit Specification

During the design of the array, it was found that the bit could be made a slightly smaller while still retaining an acceptable signal level. This results in a significant savings in chip area. This change is shown here.

# 1 Megabit MRAM Bit Specification



<sup>\*</sup>All Dimensions in Microns

Note that this cell has tapered ends, uses about 2.5 squares of GMR material for resistance, and has a width of 1.4 microns. Because the magnetic films are thinner than in the 16K cell (about 50 Angstroms instead of 150 Angstroms), the curling of the edge spins is limited to about 0.25 microns from the edge as compared to about 0.4 microns for the current 16K cell. The shorting bars are tapered with a 1:3 slope in a similar fashion to the current cell. The word line overlaps the bit ends to ensure a larger word field at the end of the cells.

<sup>\*</sup>Sense Line Current = 2.5 mA

<sup>\*</sup>Bit Resistance = 80 Ohms

<sup>\*</sup>Nominal Signal Size = 3 mV


The resistance of the cell is 80 Ohms, about 61.5 Ohms due to series cell resistance and 18.5 Ohms due to contacts. The expected signal size is about 3 mV, which at 2.5 mA and 6% usable magneto resistance represents 22 percent of the total voltage drop across the cell. This is a typical signal, and "worst-casing" to allow for signal distributions will be accounted for in the signal/noise calculations being made in circuit design.

#### 5.4 System Timing

The read cycle is initiated by word (negative) and sense currents (four positive currents for four bits, or a nibble) coming on together after decoding of sense and word lines. The initial value of the word current will be about 8 mA while the sense system is auto zeroed. The sense current is 2.43 mA per sense line or 9.75 mA per nibble. After auto zeroing, the word read current is increased to 30 mA. The sense current is turned off first followed by the word current.

The write cycle is initiated by turning on a word (positive) and sense (positive or negative, depending on data) currents. The writing values of sense current are plus or minus 2.0 mA, and the writing values for word current is 20 mA. Fall times for the write signals are not critical, but it is somewhat preferable for the sense current to fall last. About 120 ns recovery time is estimated after fall of the sense current.

The internal timing diagrams used for reading and writing are shown on the next page. These timings have been revised because of design improvements and innovations resulting in much faster read - write times. The preliminary product specification has been completed and is contained in the appendix. The pin assignments for the part are shown in the specification. Since it is organized as a 256K x 4 MRAM, it will require 32 pins. If the test features were removed from the part as well as the low power feature, the pin count could be reduced to 28 pins. However, due to it's present size, it would not fit in a 28 pin, 300 mil package. It was decided to provide test features on the 1Meg similar to the test features on the 16k part. This would allow the use of the 16K test equipment for evaluation of the 1 Megabit part.




#### 5.5 1 Megabit Chip Architecture

Given that the 1 Megabit MRAM chip should be as dense as possible, and that the memory array will occupy the largest percentage of the chip area, the basic architecture of the chip was designed around the densest possible memory array. During the design process, it was determined that to achieve maximum density the flexibility of going from dual redundant to non redundant with a simple metal mask change was not feasible without penalty to die size. Therefore, it was decided to eliminate this feature.


#### 5.5.1 2K Memory Segment

The basic 2K memory segment is built from 4 bit sense lines. Each segment consists of a 1K upper and a 1K lower section which are separated by a spare 4 bit sense line for each section and the sense line drivers. Each 1K block contains 256 - 4 bit sense lines. The segment lay out is show in the following figure.



The array is formed in a modular fashion by combining 16 of the 2K segments to form a 32K block. These blocks are separated by gate line buffers. It is necessary to rebuffer the gate lines every 16 segments and to locate their respective decoder in the middle of each 128K block in order to keep propagation delays to a minimum. The preamplifier for 2 of the 128K blocks is located in the middle of them to minimize propagation delays. This is shown in the following figure.


#### 256K Memory Block



The 256K blocks are next combined to form an array resulting in a 256K x 4 bit architecture. The column decode for the word lines is located between two lower 256K blocks and two upper 256K blocks, again to minimize propagation delay and IR drop. Each 256K block has a set of word line drivers associated with it. The word line steering circuitry is located in the middle of the four - 256K blocks. The rest of the miscellaneous circuitry such

as the Band Gap, Sense Amplifier, Test Control, Timing generators, Spare Line Decoders, and Fuses are located at the top of the chip. This is shown in the following diagram.

**NV441048** 256k X 4 Bit MRAM



The schematic diagrams for the 256K blocks are contained in the appendix along with the definitions for the signal names used.

Much of the peripheral support circuitry can be used from NVE's 16K MRAM part. These circuits include the Bandgap, I/O buffers, self-test, and trim circuitry. A particularly important side benefit of this approach will be the ability to test the 1 Megabit part in the same manner as the 16K, using the same test equipment. NVE has developed test equipment which allows the output of each individual MRAM bit on the chip to be observed. A bad bit can be readily identified, and then visually observed under a Scanning Electron Microscope to determine why it has failed. These failure analysis techniques have been developed to a high degree, and have been instrumental in taking NVE's 16K part from prototype to production status.

These same failure analysis techniques can be applied to the 1 Megabit once it is produced, because it will contain the same self-test system as the 16K.

The sense amplifiers used in the 1 Megabit MRAM will be the only analog circuits on the chip which will be significantly different than those on the 16K. NVE has investigated four different sense amp designs for possible use in the 1 Meg and has selected the best one for the task as discussed earlier in this report.


#### 5.6 Conclusion


Significant progress was made this quarter on the 1 Megabit design effort and a large portion of the chip has been laid out. Many innovations during this quarter have resulted in a dense chip as well as circuit designs to improve performance and density. By the end of the next quarter, NVE plans to have completed the design and layout of the chip.


#### 5.7 Appendix


The appendix to this section contains the schematics for the 256K block, the definitions for the signal names used, and the NVE MRAM specifications.


### Appendix






























































































































































# TABLE OF ABBREVIATIONS USED IN THE 1 MEGABIT DESIGN

Update: 10-1-92

ADD[0-17]	Address 0 through 17; latched addresses from the I/O pins; generated by the ALATCH schematic.
BFWD_SLCUR	Bottom Forward Sense Line Current; signal to turn on
or was a	FWD_SLCUR in top 1K block of a segment.
BLOCK_1K	1024 Bit Memory Array; used in SEGMENT schematics and
	layout.
BN_FWD_SLCUR	Bottom Not Forward Sense Line Current; signal to turn on
<del>-</del> -	N_FWD_SLCUR in top 1K block of a segment.
BN_REV_SLCUR	Bottom Not Reverse Sense Line Current; signal to turn on
	N_REV_SLCUR in top 1K block of a segment.
BOT_SPARE	Bottom Spare; signal to turn on sense line gate transistors on the
	segment's bottom 1K block spare sense line.
BREV_SLCUR	Bottom Reverse Sense Line Current; signal to turn on
	REV_SLCUR in top 1K block of a segment.
BUF_IN[0-255]	Buffer In 0 through 255; input to Gate Line Buffer
BUF_OUT[0-255]	Buffer Out 0 through 255; output from Gate Line Buffer
DECODE0	Decode 0; ADD[0] or NADD[0] input to row decoder.
DECODE1	Decode 1; ADD[1] or NADD[1] input to row decoder.
DECODE2	Decode 2; ADD[2] or NADD[2] input to row decoder.
DECODE3	Decode 3; ADD[3] or NADD[3] input to row decoder.
DECODE4	Decode 4; ADD[4] or NADD[4] input to row decoder.
DECODE5	Decode 5; ADD[5] or NADD[5] input to row decoder.
DECODE6	Decode 6; ADD[6] or NADD[6] input to row decoder.
DECODE7	Decode 7; ADD[7] or NADD[7] input to row decoder.
DRVRDECOD_0	Driver Decode 0; supplies power to the SL_DRVR circuit in
	segment 0 of BLK_32K, if that segment is selected by the
	column decoder.
DRVRDECOD_1	Driver Decode 1; same as above for segment 1.
DRVRDECOD_2	Driver Decode 2; same as above for segment 2.
DRVRDECOD_3	Driver Decode 3; same as above for segment 3.
DRVRDECOD_4	Driver Decode 4; same as above for segment 4.
DRVRDECOD_5	Driver Decode 5; same as above for segment 5.
DRVRDECOD_6	Driver Decode 6; same as above for segment 6.
DRVRDECOD_7	Driver Decode 7; same as above for segment 7.
DRVRDECOD_8	Driver Decode 8; same as above for segment 8.
DRVRDECOD_9	Driver Decode 9; same as above for segment 9.
DRVRDECOD_10	Driver Decode 10; same as above for segment 10.
DRVRDECOD_11	Driver Decode 11; same as above for segment 11.
DRVRDECOD_12	Driver Decode 12; same as above for segment 12.
DRVRDECOD_13	Driver Decode 13; same as above for segment 13.

	2 1 14 same as shows for sagment 14
DRVRDECOD_14	Driver Decode 14; same as above for segment 14.
DRVRDECOD_15	Driver Decode 15; same as above for segment 15.
ENABLE_DECOD	Enable Decoder; enables the operation of the precharged NAND gate in the ROW_DEC1 schematic.
ENABLE_SPARE	Enable Spare Sense Line: complement of ENABLE_DECOD;
DIVINDED_DITTE	enables the spare sense line selection NAND gates in the
	POW DEC5 schematic.
FWD SLCUR	Forward Sense Line Current; signal connects drive currents from
LAD_SECOK	the SL_DRVR to R_SLDRIV_TOP and
	I CIDRIV TOP
GATBUF_0	Gate Buffer 0: schematic of first set of buffers for the row decoder;
OAIBOL_0	located between the row decoder and the first BLK_32K.
CATDUE 1	Gate Ruffer 1: schematic of second set of buffers for the row
GATBUF_1	decoder; located between the first and second BLK 32K.
1 DAYE CDADE	Left Bottom Spare Select; drives the BOT_SPARE lines on
L_BOT_SPARE	the left side of the row decoder (ROW_DEC5).
1 INDVD	Left Sense Line Driver: schematic that contains the p-channel
L_DRVR	transistors that drive the sense lines on the left half of a
	segment: contained in the SL DRVR schematic.
L_SLDRIV_BOT	Left Sense Line Bottom Drive Rail; indicates the sense line bottom
L_SLUKIY_DOI	drive rail (SLDRIV_BOT) on the left half of a 1K block
	(BLOCK_!K); used in the SENSLIN2, SENSLIN4, and
	BLOCK_1K schematics.
r arddin tod	Left Sense Line Top Drive Rail; indicates the sense line top
L_SLDRIV_TOP	drive rail (SLDRIV_TOP) on the left half of a 1K block
	(BLOCK_IK); used in the SENSLIN2, SENSLIN4, and
	BLOCK_1K schematics.
t TOD CDADE	Left Top Spare Select; drives the TOP_SPARE lines on
L_TOP_SPARE	the left side of the row decoder (ROW_DEC5).
LEFT_BUFFR	Last Ruffer Current: proportional to the left sense line voltage
LET1_BUTTK	during a read operation; tapped by the preamplifier for sense
	line signals.
LEFT_DRIV	Left Drive Current: drives the sense line rails on the left side of
PEL I DKI A	a segment, and cross couples to the gates of the p-channels
	in the R_DRVR schematic; generated in the L_DRVR
	schematic.
N_FWD_SLCUR	Not Forward Sense Line Current; complement of FWD_SLCUR;
N_IWD_SECOR	Pulls R SLDRIV TOP and L_SLDRIV_TOP to ground.
N_REV_SLCUR	Not Reverse Sense Line Current; complement of REV_SLCUR;
N_KEV_SECOR	Pulls R SLDRIV BOT and L_SLDRIV_BOT to ground.
NADD[0-17]	Not Address 0 through 17; latched complement of addresses 0
MUND[A-1]	through 17 (ADD[0-17]), generated in the ALATCH
	schematic.
NPRECHARGE	Not Precharge: used to pull the output of a precharged NAND gate
111 HEOLII HOE	high during the precharge cycle; found in many schematics
	<u> </u>

	throughout the chip.
R_BOT_SPARE	Right Bottom Spare Select; drives the BOT_SPARE lines on the right half of the row decoder (ROW_DEC5).
R_DRVR	Right Sense Line Driver; schematic that contains the p-channel transistors that drive the sense lines on the right half of a
R_SLDRIV_BOT	segment; contained in the SL_DRVR schematic.  Right Sense Line Bottom Drive Rail; indicates the sense line bottom drive rail (SLDRIV_BOT) on the right half of a 1K block
	(BLOCK_1K); used in the SENSLIN2, SENSLIN4, and BLOCK_1K schematics.
R_SLDRIV_TOP	Right Sense Line Top Drive Rail; indicates the sense line top drive rail (SLDRIV_TOP) on the right half of a 1K block (BLOCK_1K); used in the SENSLIN2, SENSLIN4, and BLOCK_1K schematics.
R_TOP_SPARE	Right Top Spare Select; drives the TOP_SPARE lines on the right half of the row decoder (ROW_DEC5).
REV_SLCUR	Reverse Sense Line Current; signal connects current from the SL_DRVR to R_SLDRIV_BOT and L_SLDRIV_BOT.
RIGHT_BUFFR	Right Buffer Current; proportional to the right sense line voltage during a read operation; tapped by the preamplifier for sense line signals.
RIGHT_DRIV	Right Drive Current; drives the sense line rails on the right side of a segment, and cross couples to the gates of the p-channels in the L_DRVR schematic; generated in the R_DRVR schematic.
ROW_DEC1	Row Decoder Level 1; schematic that decodes address lines 0 through 7, and drives a row of sense line gate transistors if selected.
ROW_DEC2	Row Decoder Level 2; schematic that decodes address lines 0 through 7, and drives four rows of sense line gate transistors if selected; calls 4 ROW_DEC1 schematics.
ROW_DEC3	Row Decoder Level 3; schematic that decodes address lines 0 through 7, and drives 16 rows of sense line gate transistors if selected; calls 4 ROW_DEC2 schematics.
ROW_DEC4	Row Decoder Level 4; schematic that decodes address lines 0 through 7, and drives 64 rows of sense line gate transistors if selected; calls 4 ROW_DEC3 schematics.
ROW_DEC5	Top Level Row Decoder; schematic that decodes address lines 0 through 7, and drives 256 rows of sense line gate transistors if selected; calls 4 ROW_DEC4 schematics.
ROW_L[0-255]	Left Row Selector Lines () to 255; bus turns on sense line gate transistors on the left half of the row decoder; found in ROW_DEC5 schematic.
ROW_L_0[0-255]	Left Row Selector Lines 0 to 255, after they have passed through

GATBUF\_0. Left Row Selector Lines 0 to 255, after they have passed through ROW L 1[0-255] GATBUF\_1. Right Row Selector Lines 0 to 255; bus turns on sense line gate ROW\_R[0-255] transistors on the right half of the row decoder; found in ROW\_DEC5 schematic. Right Row Selector Lines 0 to 255, after they have passed through ROW\_R\_0[0-255] GATBUF\_0. Right Row Selector Lines 0 to 255, after they have passed through ROW\_R\_1[0-255] GATBUF 1. Segment; schematic which contains 2 BLOCK\_1Ks, 2 SL\_IMUXs, SEGMENT and 1 SL\_DRVR circuit; replicated 512 times to create a 1 Megabit memory array. Sense Line; used in schematics and layout for an 8 MRAM bit, or 4 **SENSELIN** dual redundant logical bit, sense line. Block of Two Sense Lines; used in schematics. SENSLIN2 Block of Four Sense Lines; used in schematics. SENSLIN4 Sense Line Driver; schematic supplies sense line current for a SL\_DRVR segment, and provides taps for use by the preamplifier during a read operation. Sense Line Gate; turns on gate transistors in the sense line; used in SL\_GATE the SENSELIN schematic. Sense Line Gate 0; turns on the gate transistors in the top SL GATE\_0 SENSLIN2 block inside the SENSLIN4 block. Sense Line Gate 1; turns on the gate transistors in the bottom SL\_GATE\_1 SENSLIN2 block inside the SENSLIN4 block. Sense Line Gate 0 through 127; bus of the 128 signals which turn SL\_GATE[0-127] on the sense line gate transistors in a 1K block (BLOCK\_1K). Sense Line Gate 0 through 255; bus of the 255 signals which turn SL\_GATE[0-255] on the sense line gate transistors in a SEGMENT. Sense Line Current Mux; schematic; steers the current from the SL\_IMUX sense line driver to the left and right halves of a 1K block, in either the forward or reverse sense current direction. Select Driver; supplies power to the transistors in the L\_DRVR and SLCT\_DRIVR R\_DRVR schematics; this power supply is steered to one of 128 columns of 4 segments through the column decoder. Sense Line Bottom Drive Rail; connected to the drains of the gate SLDRIV\_BOT transistors in the SENSELIN schematic; while sense line current is in the forward direction, it comes out of this rail, and when sense line current is in the reverse direction, it goes into this rail.

SLDRIV\_TOP

Sense Line Top Drive Rail; connected to the first MRAM bit in the

sense line string in the SENSELIN schematic; when sense line current is in the forward direction, it goes into this rail,

	and when sense line current is in the reverse direction, it comes out of this rail.
TFWD_SLCUR	Top Forward Sense Line Current; signal to turn on FWD_SLCUR in top 1K block of a segment.
TN_FWD_SLCUR	Top Not Forward Sense Line Current; signal to turn on N_FWD_SLCUR in top 1K block of a segment.
TN_REV_SLCUR	Top Not Reverse Sense Line Current; signal to turn on N_REV_SLCUR in top 1K block of a segment.
TOP_SPARE	Top Spare; signal to turn on sense line gate transistors on the segment's top 1K block spare sense line.
TREV_SLCUR	Top Reverse Sense Line Current; signal to turn on REV_SLCUR in top 1K block of a segment.
TRIM_1XXX	Bit 3 Trim Signal; controls the operation of 8 p-channel transistors in the L_DRVR and R_DRVR schematics for sense line current control.
TRIM_XIXX	Bit 2 Trim Signal; controls the operation of 4 p-channel transistors in the L_DRVR and R_DRVR schematics for sense line current control.
TRIM_XX1X	Bit 2 Trim Signal; controls the operation of 2 p-channel transistors in the L_DRVR and R_DRVR schematics for sense line current control.
TRIM_XXX1	Bit 2 Trim Signal; controls the operation of 1 p-channel transistor in the L_DRVR and R_DRVR schematics for sense line current control.

NVE

**NV441048** 

## MRAM

# 256k x 4 MRAM

#### **FEATURES**


- High speed write: 80ns
- High-performance, low power, CMOS doublemetal process
- Single +5V ±10% power supply
- Simple /CE operation
- All inputs and outputs are TTL compatible
- Unlimited read write operational life
- Unlimited data retention with loss of power
- Data protected during loss of power

OPTIONS	MARKING
• Timing	
250ns access	-250
Packages	
Plastic DIP (300 mil)	None
Plastic JLCC	JC
Temperature	
Commercial (0° to +70°C)	None

#### GENERAL DESCRIPTION

The NVE MRAM family employs high-speed, low-power CMOS designs using a Permalloy memory element featuring high density and nonvolatile data storage. NVE MRAMs are fabricated using double-layer metal, double-layer polysilicon technology. For flexibility in high-speed memory applications, NVE offers chip enable (/CE) capability which places the outputs in a High-Z state when not selected.

Writing to this device is accomplished when write enable (/WE) and chip enable (/CE) are both low. The falling edge of either /WE or /CE will latch the address and initiate the cycle. During the cycle, all address lines must remain unchanged along with /CE. Reading is accomplished when /WE remains high while /CE goes low. Again address and /CE must remain stable during the cycle.



The device offers a reduced power standby mode when the RESET/Low Power input is brought to high level. In this mode all circuitry is disabled and the chip cannot be accessed. The chip is reenabled by bringing the RESET/Low Power input back to a low level. This will trigger the internal Power On Reset circuitry, and the chip will generate a FAULT signal during the power on time. At the end of this time the chip can be accessed normally.

Data is protected during the loss of power by internal lock out circuitry which will prevent read or write operations from occurring when the supply voltage has fallen below 4.5 volts. The FAULT signal will go low and remain in this state until the voltage exceeds 4.5 volts and the power on reset time has elapsed.

#### ABSOLUTE MAXIMUM RATINGS

ADSOLUTE MAXIMUM	MILLIOD
Voltage on Vdd Supply Relative to	/ss1V to +7V
Operating Temperature	0° to 70°C
Storage Temperature (Plastic)	55°C to +150°C
Storage Temperature (Ceramic)	-65℃ to +150℃
Short Circuit Output Current	50mA
Power Dissipation	1 W
Static Discharge Voltage	>2001V
(Per MIL-STD-883 Method 3015.2)	
Latch-up Current	>200mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

# ELECTRICAL CHARACTERISTICS AND DC OPERATING CONDITIONS

 $(0^{\circ}\mathrm{C} \leq \mathrm{T_A} \leq 70^{\circ}\mathrm{C};\,\mathrm{Vdd} = 5\mathrm{V} \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Output High Voltage	Vdd(5V) = Min	Voh	2.4		V	1
	Ioh = 4.0mA				<u> </u>	
Output Low Voltage	Vdd (5V) = Min	Vol		0.4	V	1
İ	Iol = 8 mA			<u> </u>		
Output Leakage Current	/CS = Voh	Iol	-1.0	+1.0	μA	
	$0V \le Vout \le Vdd$					
Input High Voltage		Vih	2.2	Vdd + 1	V	1
Input Low Voltage		Vil	05	0.8	V	1, 2
Input Leakage Current	0V ≤ Vout ≤ Vdd	Iil	-1.0	+1.0	μΑ	
Operating Current	CE ≤ Vil; Vdd = Max f = MAX = 1/ <sup>t</sup> RC Outputs Open	Idd	70	100	mA	3, 13
Standby Current	CE ≥ Vih; Vdd = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	Isb	5	14	mA	
Low Power Mode Current	$/CE \ge Vih; Vdd = MAX$ $f = 0; Low Power \ge Vih$	Ilp		10	μА	
Read\Write Protect Voltage	Vdd = 5.0 Volts	Vpv	4.25	5.70	V	13

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25$ °C; $f = 1$ MHZ; $Vdd = 5$ V	Ci	8	pF	4
Output Capacitance	$T_A = 25$ °C; $f = 1$ MHZ; $Vdd = 5$ V	Со	8	pF	4

NVE

**NV441048** 

# **ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS**

 $(0^{\circ}\text{C} \le T_{A} \le 70^{\circ}\text{C}; \text{Vdd} = 5\text{V} \pm 10\%)$ 


DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
READ Cycle					<u> </u>
Read Cycle Time	tRC	250		ns	11
Read Data Access Time	tAC	225	<u> </u>	ns	
Read Chip Enable Cycle Time	tRCE	250		ns	
Chip Enable (Low) to Output in Low-Z	tLZCE		5	ns	6,7
Chip Disable (High) to Output in High-Z	tHZCE		25	ns	6,7
WRITE Cycle					
Write Cycle Time	tWC	100		ns	
Write Chip Enable Cycle Time	tWCE	80		ns	
Address Setup Time	tAS	10		ns	
Address Hold Time	tAH	20	<u> </u>	ns	
Chip Precharge Time	tP	50		ns	

#### POWER-DOWN/POWER-UP TIMING

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Vdd slew from 0 to within specification	T <sub>A</sub> = 25°C	tR	0		μs	1
Vdd slew form in specification to 0	T <sub>A</sub> = 25°C	tF	300		μs	1
Power Up Recovery Time	T <sub>A</sub> = 25°C	tRC	0.65	2.2	ms	11

### **AC TEST CONDITIONS**

Input pulse levelsVdd to 3.0V
Input rise and fall times 5ns
Input timing reference levels 1.5V
Output reference levels 1.5V
Output load See Figures 1 and 2




#### NOTES


- 1. All voltages referenced to Vdd (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. tHZCE, tHZOE, and tHZWE are specified with CL = 5 pf as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- 7. At any given temperature and voltage condition, tHZCE is less than tLZCE and tHZWE is less than


- tLZCE.

  8. /WE is HIGH for READ cycle.
- 9. Device is continuously selected. Chip enable is held in it's active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. t<sub>RC</sub> = Read Cycle Time.
- 12. Chip enable (/CE) and write enable (/WE) can initiate but not terminate a write cycle.
- 13. Typical values are measured at 5V, 25°C and 350ns cycle time.

# NVE NV441048







וויסבע	Report Docum	nentation Pag	je	
1. Report No.	2. Government Acces	sion No.	3. Recipient's Car	lalog No.
			_	
1. Title and Subtitle			B. Report Date	
III TO A DONOT MA CON			10-30-9	
ULTRA- DENSE MAGN	ETORESISTIVE MA	ASS MEMORY	6. Performing Org	jenization Code
7. Author(s)			8. Performing Org	enizetion Report No.
J. M. Daughton, R. Sinc	lair, T. Dupuis, J. Br	own		
	<del>-</del>		10. Work Unit No.	
. Performing Organization Name and A			-	
Nonvolatile Elec 12800 Industria	tronics Inc. I Park Boulevard		11. Contract or Gra	
Suite 110 Plymouth, MN :			NASA7-11	
. Sponsoring Agency Name and Addre	15		Fifth Quarte	-
NASA Residen	t Office - JPL		July 15, 1992	to October 15, 19
4800 Oak Grov			14. uponeding Age	mot coo
Pasadena. CA	71109		<u>l</u>	
Two stand alone test sterm degradation of the demonstration unit. Thost computer and can which incorporated the electrical performance providing more assurations contained in the simulate it's operation, and sense currents. The specification was gene design of the array drivand word lines has bee complete and LVS che	hese testers are prograted and resolve processing the of success. A more MRAM was also This will allow the are timing of the 1 Meg rated defining the electors, decoders, sense processing the completed and laid of the sense that the sense process of the sense process.	th will be used in the ammable and capar of a power loss. A by the 1 Meg design issues affecting del for the parasition developed and vecurate simulation MRAM chip was trical and mechan reamplifier, and bout. The core of the ammable of the core of the	the wafer scale able of operating test chip was de gn to characterize the layout and de c loading of unus will be used to ac and measurement finalized and a pical characteristic offers along with	without a signed e the esign thus sed sense curately nt of drive product es. The a the sense
Key Words (Suggested by Author(s))		18. Distribution States	nent	
Mass Memory, Wafer Scal Magnetoresistive	e Integration	Unclassifie	d - Unlimited	
Security Classif. (of this report)	20. Security Classif. (of the	nis page)	21. No. of pages	22. Price
None	None		118	\$492,143